

SKJERVEN
MORRILL
MACPHERSON
FRANKLIN
& FRIEL LLP

05-01-00
A
Docket No.: M-5628 US

April 28, 2000



Box Patent Application
Assistant Commissioner for Patents
Washington, D. C. 20231



Enclosed herewith for filing is a patent application, as follows:

Inventors: Raghavan, Sreen; Sallaway, Peter J.

Title: Improved Detector For A Gigabit Ethernet Receiver

X Return Receipt Postcard
X This Transmittal Letter (in duplicate)
59 page(s) Specification (not including claims)
8 page(s) Claims
1 page Abstract
21 Sheet(s) of Drawings
3 page(s) Declaration For Patent Application and Power of Attorney (UNSIGNED)

CLAIMS AS FILED

For	Number Filed	Number Extra	Rate	Basic Fee
Total Claims	35	-20 = 15	x \$18.00	\$ 270.00
Independent Claims	4	-3 = 1	x \$78.00	\$ 78.00
<input type="checkbox"/> Fee of _____ for the first filing of one or more multiple dependent claims per application				\$
<input type="checkbox"/> Fee for Request for Extension of Time				\$

Please make the following charges to Deposit Account 19-2386:

Total fee for filing the patent application in the amount of \$ 1038.00
 The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account 19-2386.

Respectfully submitted,

Gary J. Edwards
Attorney for Applicant(s)
Reg. No. 41,008

EXPRESS MAIL LABEL
NO: EL487744270 US

25 Metro Drive, Suite 700

San Jose, CA 95110

Phone 408 453-9200

Fax 408 453-7979

Austin, TX

Newport Beach, CA

San Francisco, CA

DETECTOR FOR AN ETHERNET RECEIVER

Peter J. Sallaway
Sreen Raghavan

5

BACKGROUND**1. FIELD OF THE INVENTION**

10 This invention relates to digital communication systems and, more particularly, to a detection system and method for an Ethernet receiver.

2. DISCUSSION OF RELATED ART

15 The dramatic increase in desktop computing power driven by intranet-based operations and the increased demand for time-sensitive delivery between users has spurred development of high-speed Ethernet LANs.
20 100BASE-TX Ethernet, using existing category-5 copper wire, and the newly developed 1000BASE-T Ethernet for Gigabit/s transfer of data over category-5 copper wire require new techniques in high speed symbol processing.
25 Gigabit per second transfer can be accomplished utilizing four twisted pairs and a 125 megasymbol/s transfer rate on each pair where each symbol represents two bits.

30 Physically, data is transferred using a set of voltages where each voltage represents one or more bits of data. Each voltage in the set is referred to as a symbol and the whole set of voltages is referred to as a symbol alphabet. In gigabit transfer, for example, data is usually sent with a set of five voltage levels (PAM-5), each symbol representing two (2) bits.

35 One system of transferring data at high rates is Non Return to Zero (NRZ) signaling. In NRZ, the symbol

alphabet $\{A\}$ is $\{-1, +1\}$. A logical "1" is transmitted as a positive voltage while a logical "0" is transmitted as a negative voltage. At 125 M symbols/s, the symbol rate required for Gigabit transfer over four category-5 wires, the pulse width of each symbol is 8 ns.

Another example of a modulation method for high speed symbol transfer is MLT3 and involves a three level system. (See American National Standard 10 Information system, *Fibre Distributed Data Interface (FDDI) -Part: Token Ring Twisted Pair Physical Layer Medium Dependent (TP-PMD)*, ANSI X3.263:199X). The symbol alphabet for MLT3 is $\{A\}=\{-1, 0, +1\}$. In MLT3 transmission, a logical 1 is transmitted by either a -1 15 or a +1 while a logic 0 is transmitted as a 0. A transmission of two consecutive logic "1"s does not require the system to pass through zero in the transition. A transmission of the logical sequence ("1", "0", "1") would result in transmission of the 20 symbols $(+1, 0, -1)$ or $(-1, 0, +1)$, depending on the symbols transmitted prior to this sequence. If the symbol transmitted immediately prior to the sequence was a +1, then the symbols $(+1, 0, -1)$ are transmitted. If the symbol transmitted before this sequence was a 25 -1, then the symbols $(-1, 0, +1)$ are transmitted. If the symbol transmitted immediately before this sequence was a 0, then the first symbol of the sequence transmitted will be a +1 if the previous logical "1" was transmitted as a -1 and will be a -1 if the 30 previous logical "1" was transmitted as a +1.

The detection system in the MLT3 standard needs to distinguish between 3 voltage levels, instead of two voltage levels in a more typical two level system. The signal to noise ratio required to achieve a particular 35 bit error rate is higher for MLT3 signaling than for two level systems. The advantage of the MLT3 system,

however, is that the energy spectrum of the emitted radiation from the MLT3 system is concentrated at lower frequencies and therefore more easily meets FCC radiation emission standards for transmission over 5 twisted pair cables. Other communication systems may use a symbol alphabet having more than two voltage levels in the physical layer in order to transmit multiple bits of data using each individual symbol.

In Gigabit Ethernet over twisted pair Category-5 10 cabling, for example, PAM-5 data can be transmitted over four twisted copper pair at an individual twisted pair baud rate of 125 Mbaud. In PAM-5, data is sent with 5 voltage levels, designated as symbol alphabet $\{A\} = \{-2, -1, 0, 1, 2\}$ although the actual voltage 15 levels may be different from those. Each symbol, therefore, can be used to code more than one bit of data.

Any other modulation scheme for symbol coding can be utilized, including quadrature amplitude modulation 20 (QAM). In QAM schemes, for example, the symbols are arranged on a two-dimensional (real and imaginary) symbol constellations (instead of the one-dimension constellations of the PAM-5 or MLT-3 symbol alphabets).

There is a need for transmitters and receivers for 25 receiving transmission over multiple twisted copper pair using larger symbol alphabets (i.e., 3 or more symbols). There is also a need for transceiver (transmitter/receiver) systems that, while operating at high symbol rates, have low bit error rates.

30

SUMMARY

Accordingly, a receiver and detection method for 35 receiving transmission of data over multiple wires using encoded data symbol schemes having multiple symbols is described. A receiver according to the

present invention includes multiple detectors for detecting one symbol from each of the multiple wires simultaneously (i.e., multiple 1-D detectors), an equalizer coupled to each of the detectors for

5 equalizing the symbol stream from each of the multiple wires, and a multi-dimensional error analyzer/decoder for simultaneously making hard decision regarding the symbol output of the symbols transmitted over each of the multiple wires.

10 Individual symbols can have any modulation scheme, including those with multi-dimensional constellations. The terminology of detecting N-dimensional symbols refers to the number of individual symbols detected in each clock cycle, and not to the dimension of the

15 symbol constellation.

Each of the equalizers can be any equalizer structure, including linear or decision feedback equalizers. In one embodiment of the invention, the equalizers include sequence detection equalizers. In another embodiment of the invention, the equalizers include simplified decision feedback equalizers.

20 In another embodiment, the equalizer includes a sequence detection equalizer in combination with a linear equalizer or a decision feedback equalizer. In some embodiments, the sequence detection equalizer is a reduced state sequence detector. In some embodiments, the decision feedback equalizer is a simplified decision feedback equalizer.

25 In general, a transceiver according to the present invention can utilize any symbol alphabet. In some embodiments, a PAM-5 symbol alphabet is utilized.

30 Some embodiments of the invention can also include an error analysis decoder. The receiver receives signals from N individual wires and, for each wire,

35 includes a linear equalizer in combination with a 1-D sequence detector. The N output signals from the N 1-D

sequence detectors are input to a N-D decoder that makes a final decision on the N-D symbol. In some embodiments of the invention, the error analysis decoder operates with lattice encoding schemes. In 5 some other embodiments of the invention, the error analysis decoder operates with a parity encoding scheme.

These and other embodiments of a transceiver system according to the present invention are further 10 described below with reference to the following figures.

BRIEF DESCRIPTION OF THE FIGURES

15 Figure 1 shows a block diagram of a transceiver having multiple transport channels.

Figure 2 shows a block diagram of an encoder capable of both trellis encoding and parity encoding.

20 Figure 3 shows a trellis diagram for state transitions among subsets of PAM-5 4D symbols.

Figure 4 shows a block diagram of a model of transmission channel between a transmitter and a receiver system.

25 Figure 5A shows a block diagram of a N-D receiver system according to the present invention.

Figure 5B shows a block diagram of a receiver according to the present invention for the N-D receiver system of Figure 5A.

30 Figure 6 shows a block diagram of a linear equalizer.

Figure 7 shows a block diagram of the equalizer and decoder portions of a 4-D receiver system that includes linear equalizers and parity encoding.

35 Figure 8 shows a block diagram of a decision feedback equalizer.

Figure 9 shows a block diagram of the equalizer and decoder portions of a 4-D receiver system that includes decision feedback equalization.

5 Figure 10 shows a block diagram of a 4-D receiver system that includes sequence detection equalizers.

Figure 11A shows a block diagram of a sequence detector.

Figure 11B shows a block diagram of an embodiment of an equalizer system.

10 Figure 12 shows an example of a trellis diagram for state transitions between PAM-5 symbols.

Figure 13 shows a block diagram of an embodiment of a sequence detector equalizer with decision feedback according to the present invention.

15 Figure 14 shows a block diagram of an embodiment of a sequence detector equalizer having soft outputs according to the present invention.

Figure 15 shows a block diagram of an embodiment of a parity code receiver that includes soft output sequence detection equalizers according to the present invention.

20 Figure 16 shows an embodiment of a reduced complexity sequence detector having soft outputs according to the present invention.

25 Figure 17 shows an example of a trellis diagram illustrating state changes between reduced states of a reduced complexity sequence detector, including multiple branches between states.

30 Figure 18 shows a trellis diagram illustrating state changes between the reduced states of a reduced complexity sequence detector after branch path decisions have been made.

35 Figure 19 shows a block diagram of a decision feedback equalizer having a simplified feedback section according to the present invention.

Figure 20A shows a sequence detector in combination with a decision feedback equalizer.

Figure 20B shows an embodiment of the feedback section of the decision feedback equalizer shown in

5 Figure 20A that includes a simplified feedback section.

In the figures, components having similar functions are often labeled similarly.

10

DETAILED DESCRIPTION

Figure 1 shows a block diagram of a transceiver system 100 according to the present invention.

15 Transceiver system 100 includes transmitter 101, receiver 107, and transport wires 103-1 through 103-N. A digital data stream is input to transmitter 101 by a host 150. Transmitter 101 includes encoder 102, which encodes the data for transmission over transport wires 20 103-1 through 103-N. Transmission coupler 112 couples the encoded symbols received from encoder 102 to transmission channel 104. Data is output by transmission coupler 112 as symbols $a_{k,1}$ through $a_{k,N}$ over wires 103-1 through 103-N, (collectively referred 25 to as cable 103), respectively, which are coupled between transmitter 101 and receiver system 107. Wires 103-1 through 103-N can be of any transport medium or combination of transport media. Transport media include, for example, category-5 twisted copper pair, 30 optical fiber and coax cable.

The index k in the above notation indicates the k th time cycle of the data transmission. The indicator N is an integer indicating the number of individual transport wires in cable 103. In general, any number 35 of wires can be included in transceiver system 100. For gigabit transmission, N is usually four (4),

indicating a four wire connection between transmitter 101 and receiver system 107. Wires 103-1 through 103-4 are often twisted copper pair.

Transmission channel 104 collectively represents 5 cable 103 and any distortion of the signals that occurs between transmitter 101 and a receiver 107. Each of wires 103-1 through 103-N, along with output couplers of coupler 112 and input couplers of detector 108, distort signals as indicated by the associated 10 transmission channel 104-1 through 104-N, respectively. The signals through wires 103-1 through 103-N are distorted by channel functions $f_1(Z)$ through $f_N(Z)$, respectively, and additionally suffer from a random noise addition $n_{k,1}$ through $n_{k,N}$, respectively. Receiver 15 107 includes a signal detector 108 and a decoder 109 and ultimately outputs a data stream which corresponds to the data stream entering transmitter 101.

In Gigabit Ethernet, transmission can be conducted 20 on four twisted copper pairs (i.e., wires 103-1 through 103-4 in Figure 1) in a full duplex fashion to achieve one gigabit per second throughput. IEEE 802.3ab, Gigabit Long Haul Copper Physical Layer Standards Committee, 1997 (hereinafter "Gigabit Standard"). Transmitter 101 is coupled to a first host 150 to 25 receive data for transmission over transmission channel 104 to a second host 151 coupled to receiver 107. In general, first host 150 is further coupled to a receiver 111 for receiving data from transmission channel 104 and second host 151 is coupled to a 30 transmitter 110 for sending data to transmission channel 104.

Although, in general, the detection system as 35 described here is applicable to any scheme of data transmission (i.e., any symbol alphabet) over any number of transport wires (e.g., twisted copper pair), for exemplary purposes many of the examples below

specifically describe a PAM-5 symbol alphabet transmitted over four twisted copper pair, as would be used in Gigabit Ethernet transmission over Category-5 twisted pair cabling. It should be recognized that 5 other symbol alphabets and numbers of conductors can also be used and that one skilled in the art will recognize from this disclosure embodiments appropriate for other modulation schemes.

10

Encoder

According to the developed IEEE 802.3ab standard for Gigabit Ethernet transmission, the transmitted 15 symbols on each of four conductors 103-1 through 103-4 are chosen from a five level Pulse Amplitude Modulation (PAM-5) constellation, with alphabet $\{A\}=\{-2, -1, 0, +1, +2\}$. See Gigabit Standard. At each clock cycle, a single one-dimensional (1-D) symbol is transmitted on 20 each wire. The four 1-D symbols, one on each of conductors 103-1 through 103-4, transmitted at a particular sample time k , is considered to be a single 4-D symbol. In general, data entering transmitter 101 can be encoded into a N-D symbol, instead of into N 1-D 25 symbols, by encoder 102. Encoder 102 may be any type of N-D encoder, including a N-D parity code encoder and a N-D trellis code encoder.

To achieve one gigabit per second communications, a gigabit ethernet transceiver needs to achieve a 30 throughput of 250 Megabits per second over each of four transport wires 103-1 through 103-4. Therefore, at a 125 MHz baud rate, two bits must be transmitted at each sample time across each wire of cable 103. Although a PAM-5 system is applicable, a four level PAM system, 35 for example, does not provide redundancy which allows for error correction coding necessary to achieve a bit

error rate (BER) of 10^{-10} , as required by the Gigabit Ethernet standard. See Gigabit Standard.

In addition, extra channel symbols are needed to represent ethernet control characters. Therefore, five level PAM (PAM-5) with either a parity check code or trellis coding is often utilized in Gigabit Ethernet transmission. According to the Gigabit standard, the trellis code is the only coding utilized. Alphabets having more than five level 1-D symbols may also be utilized for Gigabit transmission while achieving the required BER.

At 125 Mbaud, each 4-D symbol needs to transmit at least eight bits. Therefore, 256 different 4-D symbols plus those required for control characters are required. By transmitting a 4-D PAM-5 symbol alphabet, there are $5^4 = 625$ possible symbols. This number of symbols allows for 100% redundancy in the data as well as for several control codes. Symbol alphabets having more than five symbols yield even greater redundancy. However, because of the difficulties in distinguishing between the higher number of voltage levels, higher error rates may be suffered in receiver detection systems, such as detector 108 of Figure 1.

The Gigabit Ethernet standard, See Gigabit Standard, allows a trellis code. However, both a 4-D eight state trellis code and a 4-D parity code have been proposed. The trellis code achieves 6dB of coding gain over uncoded PAM-5 while the parity code achieves 3dB of coding gain. While encoding, the choice between encoders can be encoded in a TX_CODING bit, which can be set to one for trellis coding. One skilled in the art will recognize that embodiments of the present invention are applicable to any error correction technique.

4D Trellis Encoding

Trellis encoding in a conventional 4-D eight state code is described in Part II, Table IV of G.

5 Ungerboeck, "Ungerboeck-Coded Modulation with Redundant Signal Sets, Part I and II", *IEEE Communications*, vol. 24, no. 2, pp. 5-21 (Feb., 1987) (hereinafter "Ungerboeck"). An embodiment of an eight state trellis encoder 200 similar to that described in Ungerboeck is

10 shown in Figure 2. Trellis encoder 200 receives eight bits, bits 0 through 7, and outputs 9 bits, bits 0 through 7 plus a parity bit, provided that TX_CODING is set to 1. The parity bit is produced from a rate 2/3 memory 3, systematic convolutional encoder 201.

15 Convolutional encoder 201 includes delays 202, 204 and 206, each of which delays its input signal by one clock cycle. The output signal from delay 202 is XORed (exclusive-ORed) with bit 6 in XOR 203 and input to delay 204. The output signal from delay 204 is XORed 20

20 with bit 7 in XOR 205 and input to delay 206. The output signal from delay 206 is input to AND gate 207 and input to delay 202. AND gate 207 generates the parity bit, which is one (1) if TX_CODING is one (1) and the output signal from delay 206 is 1, and zero

25 otherwise. In embodiments that only utilize trellis coding (i.e., TX_CODING is always 1), AND gate 207 may be excluded from encoder 200 and the parity bit is the output signal from convolutional encoder 201.

30 The two input bits to convolutional encoder 201 (bits 6 and 7), and the parity bit produced by encoder 201 select one of eight subsets, D0 through D7, of the 4-D symbol alphabet. The nine output bits are mapped to one 4-D PAM-5 symbol that is then transmitted across cable 103 (Figure 1) as four 1-D PAM-5 symbols.

35 Each 1-D PAM-5 symbol is a member of one of two families, X (odd) and Y (even). The odd set X contains

the PAM-5 symbols $\{-1, +1\}$ and the even set Y contains the PAM-5 symbols $\{-2, 0, +2\}$. Table 1 shows a definition of the eight subsets of 4-D symbols labeled D0 through D7. The definition is based on the 5 membership of 1-D PAM-5 symbols that are represented in each subset. Table 1 also shows the number of 4-D symbols included in each of the subsets.

The notation describing each subset indicates the families of 1-D PAM-5 symbols on each of the four wires 10 describing membership in that subset. The notation XXXX, for example, indicates a set of four 1-D PAM-5 symbols where the first symbol is from type X, the second symbol is from type X, the third symbol is from type Y, and the fourth symbol is from type X. 15 Therefore, conductor 103-1 (Figure 1) carries a symbol of type X, conductor 103-2 carries a symbol of type X, conductor 103-3 carries a symbol of type Y and conductor 103-4 carries a symbol of type X.

20 Table 1 -- Mapping of 4-D symbols into sets D0 through D7

Subset	X Primary Code	Y Primary Code	# of Symbols
D0	XXXX	YYYY	97
D1	XXXY	YYXX	78
D2	XXYY	YYXX	72
D3	XXYX	YYXY	78
D4	XYYX	YXXX	72
D5	XYYY	YXXX	78
D6	XYXY	YXXY	72
D7	XYXX	YXYY	78

The parity bit and bits 6 and 7 are input to set 25 select 210 (Figure 2). Set select 210 determines a particular subset selection p , indicating that subset D_p

of subsets D_0 through D_7 has been selected. In one embodiment, subset selection p is determined according to the formula

5 $p = 4 * \text{BIT6} + 2 * \text{BIT7} + 1 * \text{Parity}, \quad (1)$

where BIT6 is bit 6, BIT7 is bit 7, and Parity is the parity bit.

A point within subset p is chosen by the six least significant bits of the input, bits 0 through 5. Bits 10 0 through 5 are input to a 4-D PAM-5 mapper 211 along with the output of set select 210, χ . 4-D PAM-5 mapper 211 determines the 4-D PAM-5 symbol within set D_p which represents the eight input bits, bits 0 through 7, and the parity bit. Each subset, D_0 through D_7 , contains 15 more than the 64 points required to encode the six bits, bits 0 through 5. These additional points are either used as control characters or not used at all.

The subset mapping shown in Table 1 is chosen such that the squared Euclidean distance between any pair of 20 points in the same subset is greater than or equal to four (4). For example, the squared distance between two points in subset D_0 can be expressed as $(X_{11}-X_{12})^{**2} + (X_{21}-X_{22})^{**2} + (X_{31}-X_{32})^{**2} + (X_{41}-X_{42})^{**2}$. Because $X_{ij} = 2, 0, \text{ or } -2$, the shortest squared distance is $(2-0)^{**2} = 4$, which occurs when only one value differs between 25 the two points. In addition, the squared Euclidean distance between points in different even subsets is greater than or equal to 2 and the squared Euclidean distance between points in different odd subsets is 30 greater than or equal to 2. As also can be seen from Table 1, even numbered subsets (D_0, D_2, D_4, D_6) have an even number of symbols of type X and an even number of symbols from type Y while odd numbered subsets ($D_1, D_3,$

D_5, D_7) have an odd number of symbols of type X and an odd number of symbols of type Y.

Figure 3 shows a trellis diagram resulting from the convolutional encoder shown in Figure 2. The 5 states of the trellis in Figure 3, S_0 through S_7 , are determined by the bits in delay elements 202, 204 and 206. The state S_q is determined by $q=4^*(\text{the output signal from delay 202})+2^*(\text{the output signal from delay 204}) + 1^*(\text{the output bit from delay 206})$. The subsets 10 D_p are determined by the transition from one state to another as shown in Figure 3. The subsets D_p are given in Table 1.

As shown in Figure 3, all transitions out of a particular state are either all even subsets ($D_0, D_2, 15 D_4$, and D_6) or all odd subsets (D_1, D_3, D_5 , and D_7). Similarly, the transitions into a particular state are either all even subsets or all odd subsets. The minimum squared distance between outgoing transitions, therefore, is equal to two (2) and the minimum squared 20 distance between incoming transitions is also two (2).

As a result, the minimum squared distance between valid sequences is greater than or equal to 4, which can be seen from the fact that any two paths that originate from the same node and end at the same node, 25 but diverge at some point in the middle, must then converge at a later time. Both the divergence and the convergence have a squared distance of at least 2, thus the total squared distance must be at least 4. In the case where these two paths do not diverge, then they 30 must contain different points from the same subset. Because the minimum squared distance between points in the same subset is equal to 4, the minimum squared distance between valid sequences is 4. As is conventionally known, therefore, a coding gain of 6dB 35 with respect to uncoded PAM-5 constellations are experienced.

4D Parity code

5 The 4-D parity code can also be transmitted using the same encoder, encoder 200 of Figure 2. To do so, the TX_CODING bit is set to zero. As a result, the parity bit produced by convolutional encoder 201 is always 0. Therefore, set select 211 always chooses 10 even subsets (i.e., X=0, 2, 4 or 6). The minimum squared Euclidean distance between any two 4-D symbols, therefore, is 2 and a coding gain of 3dB is experienced over uncoded PAM-5.

15 Transmitter Coupler

Transmitter coupler 112 (Figure 1) couples the N-D symbol from encoder 102 to transmission channel 104. In some embodiments, coupler 112 can include pre-coding 20 of signals to each of lines 103-1 through 103-N. Some pre-coding may at least partially overcome the expected intersymbol interference effects experienced in transmission channels 104-1 through 104-N, respectively. However, some pre-coding, such as partial 25 response shaping, for example, may actually add to the intersymbol interference effects.

Coupler 112 converts symbols received from encoder 102 to appropriate voltages for transmission to receiver 107 through transmission channel 104. In many 30 embodiments of PAM-5 transmission, for example, those voltages are (-1, -1/2, 0, +1/2, +1) volts corresponding to the PAM-5 symbols (-2, -1, 0, 1, 2), respectively.

35 Transmission Channel Characteristics

An input symbol stream $\{a_{k,1}\}$ through $\{a_{k,N}\}$ is input to each of wires 103-1 through 103-N, respectively, of transmission channel 104 (Figure 1) by transmitter 101. Wires 103-1 through 103-N can be 5 twisted copper pair, or some other transmission medium such as coaxial cable or optical fiber. Transmission channel 104 represents the effects that wires 103-1 through 103-N, transmission coupler 112 and receiver 108 in detector 108 have on the input symbol 10 streams $\{a_{k,1}\}$ through $\{a_{k,N}\}$ in transmission between transmitter 101 and receiver 107. Each transmission channel 104-1 through 104-N includes a corresponding one of wires 103-1 through 103-N, respectively, for the symbol stream $\{a_{k,1}\}$ through $\{a_{k,N}\}$ respectively.

15 Figure 4 shows a single transmission channel 104-L that represents the Lth one of transmission channels 104-1 through 104-N, where L can be any one of 1 through N. The symbol $a_{k,L}$, representing the symbol transmitted on wire 103-L in the kth time period, is 20 transmitted through transmission channel 104-L. The symbol stream $\{a_{k,L}\}$ of Figure 4 can be NRZ, MLT3, PAM-5 or any other symbol alphabet and modulation. The transmitted symbols in the sequence $\{a_{k,L}\}$ are members 25 of the symbol alphabet $\{A\}$. In the case of five-level PAM signaling, the symbol alphabet $\{A\}$ is given by $\{-2, -1, 0 +1, +2\}$.

The channel response 105-L is represented by the channel function $f_L(z)$. In Figure 1, each of conductors 103-1 through 103-N can experience a different channel 30 function $f_1(z)$ through $f_N(z)$, respectively. The addition of random noise $n_{k,L}$ in Figure 4 is represented by adder 106-L. Again, in Figure 1 each of conductors 103-1 through 103-N experiences a different random noise $n_{k,1}$ through $n_{k,N}$, respectively. The signal, $x_{k,L}$, 35 suffering from channel distortion, random noise, and a flat signal loss, is received by a receiver 107.

For the sake of simplicity, a baseband transmission system is assumed, although the techniques shown are easily extended to a passband transmission system. (See E.A. LEE AND D.G. MESSERCHMITT, DIGITAL
 5 COMMUNICATIONS (1988)) It is also assumed that the channel model includes the effects of transmit and receive filtering. In addition, the transmission channel is assumed to be linear in that two overlapping signals simply add as a linear superposition. The Z-
 10 transform, (see A. V. OPPENHEIM & R. W. SCHAFER, DISCRETE-TIME SIGNAL PROCESSING (1989)), of the sampled transmission channel 104-L shown in Figure 4 is given by the channel function polynomial
 15

$$f_L(Z) = f_{0,L} + f_{1,L}Z^{-1} + \dots + f_{j,L}Z^{-j} + \dots + f_{R,L}Z^{-R}, \quad (2)$$

where $f_{0,L}, \dots, f_{j,L}, \dots, f_{R,L}$ are the polynomial coefficients. The coefficient $f_{j,L}$ represents the dispersed component of the $(k-j)$ th symbol present in
 20 the $a_{k,L}$ th symbol and R is a cut-off integer such that $f_{j,L}$ for $j > R$ is negligible. The polynomial $f_L(Z)$ represents the Z-transformation of the frequency response of the transmission channel (Z^{-1} represents a one period delay). (See A. V. OPPENHEIM & R. W. SCHAFER,
 25 DISCRETE-TIME SIGNAL PROCESSING (1989)).

The noiseless output of the channel at sample time k is given by

$$r_{k,L} = f_{0,L} * a_{k,L} + f_{1,L} * a_{k-1,L} + \dots + f_{R,L} * a_{k-R,L}, \quad (3)$$

30 where, without loss of generality, $f_{0,L}$ can be assumed to be 1. Thus, the channel output signal at time k depends, not only on transmitted data at time k , but on R past values of the transmitted data. This effect is
 35 known as "intersymbol interference" (ISI). (See LEE & MESSERSCHMITT). The ISI length of the transmission

channel defined by Equations 2 and 3 is R , the number of past symbols contributing to ISI.

Intersymbol interference is a result of the dispersive nature of the communication channel. The 5 IEEE LAN standards require that systems be capable of transmitting and receiving data through at least a 100 meter cable. In many instances, a single symbol may affect symbols throughout the transmission cable.

The noise element of the input signal is 10 represented by the sequence $\{n_{k,L}\}$. Therefore, the noisy output signal from transmission channel 104-L is given by

$$x_{k,L} = r_{k,L} + n_{k,L}, \quad (4)$$

15 where the noise samples $\{n_{k,L}\}$ are assumed to be independent and identically distributed Gaussian random variables (see LEE & MESSERSCHMITT) with variance equal to σ^2 .

20 Receiver

Figure 5A shows in a block diagram an embodiment 25 of a baseband receiver system 500 according to the present invention. Other receiver systems may also utilize aspects of the present invention. Embodiments of receiver system 500 may include any number of transport wires 103-1 through 103-N (with associated 30 transmission channels 104-1 through 104-N, respectively) carrying input signal streams $x_{k,1}$ through $x_{k,N}$, respectively.

35 Receiver system 500 includes receivers 501-1 through 501-N, one for each of lines 103-1 through 103-N, respectively. Receiver 501-j, an arbitrarily chosen one of receivers 501-1 through 501-N, includes

filter/digitizer 502-j, equalizer 505-j, and coefficient update 506-j. Signals from wire 103-j, $x_{k,j}$, are received by filter digitizer 502-j. Filter/digitizer 502-j filters, digitizes and amplifies 5 the signal $x_{k,j}$ and outputs a signal $y_{k,j}$. Equalizer 505-j receives the signal $y_{k,j}$, equalizes it to remove the effects of intersymbol interference, and outputs a signal $a'_{k,j}$, which is the output signal for receiver 501-j. Filter/Digitizer 502-j can be arranged to 10 include filters that partially remove the ISI interference from signal $x_{k,j}$ before digitizing the signal. (See, e.g., Application Serial No. [Attorney Docket No. M-5789], filed on the same date as the present application, and assigned to the same assignee 15 as is the present application, herein incorporated by reference in its entirety).

Coefficient update 506-j inputs decided on symbols $\hat{a}_{k,j}$ and other parameters and adaptively chooses 20 parameters for filter/digitizer 502-j and equalizer 505-j (e.g., amplifier gain, multiplier coefficients, filter parameters, echo cancellation, NEXT cancellation, and timing parameters).

One skilled in the art will recognize that each of 25 receivers 501-1 through 501-N can be different (i.e., each of filters 502-1 through 502-N and equalizers 505-1 through 505-N can be individually matched to receive input signals from the corresponding one of wires 103-1 through 103-N).

Figure 5B shows a representative example receiver 30 501-j. Receiver 501-j is one of receivers 501-1 through 501-N. Receiver 501-j includes receiver/digitizer 502-j in series with equalizer 505-j. Receiver/digitizer 502-j includes, in series, filters/echo cancelor 508-j, analog-to-digital 35 converter (ADC) 509-j, and amplifier 510-j. One skilled in the art will recognize that the order of

these components can be altered. For example, amplifier 510-j can be implemented before filter 502-j or filter/echo canceller 508-j can be implemented, completely or partially, digitally after ADC 509-j.

5 Parameters to control the components of receiver 502-j can be adaptively chosen by coefficient update 506-j. Coefficient update 506-j adaptively determines the equalizer coefficients of equalizers 505-j, the gain g_j of amplifier 510-j, the timing coefficient τ_j of 10 ADC 509-j, and filter coefficients for filter 508-j. In some embodiments, coefficient update 506-j can calculate a baseline wander correction signal, which is subtracted from the output sample of ADC 509-j at baseline wander correction adder 511-j. Baseline 15 wander correction is discussed in "Digital Baseline Wander Correction Circuit," U.S. Patent Application No. 09/151,525, filed July 11, 1998, Sreen A. Raghavan, assigned to the same assignee as the present disclosure, herein incorporated by reference in its 20 entirety.

Some embodiments of receiver 501-j include a cable quality and length indicator 512-j that indicates a wire length L and wire quality Q .

Echo noise, which is a result of impedance 25 mismatches in the duplex link causing some of the transmitted signal energy to be reflected back into a receiver, and near end crosstalk (NEXT) noise, which is caused by the interference from a transmitter 110 (Figure 1) physically located adjacent to receiver 107, 30 can be canceled through adaptive algorithms in filter 508-j. The cancellation of echo noise and NEXT noise is nearly complete because receiver system 500 has access to the data transmitted by an adjacent transmitter (transmitter 110 in Figure 1). Coefficient 35 update 506-j, therefore, may input parameters from a decoder/slicer, host 151 or other controller in order

to adjust filter 508-j to cancel echo and NEXT noise. Note that, in Figure 1, transmitter 101 may also be adjacent to an accompanying receiver 111.

5 Filter 508-j can also include an anti-aliasing filter. An anti-aliasing filter prevents aliasing by passing the input signal, received from wire 103-j, through a low pass filter to reject out-of-band noise. As such, any conventional anti-aliasing filter can be utilized as an anti-aliasing filter portion of filter 10 508-j.

15 The analog-to-digital converter (ADC) 509-j samples and holds the input signal for a duration of the symbol period T, which in one embodiment of the invention is 8 ns. In general, embodiments of the invention can utilize any symbol period. Techniques for analog-to-digital conversion that can be used in 20 ADC 509-j are well known. The digitized signals in the receiver are interchangeably referred to in this disclosure as samples or signals.

25 Amplifier 510-j amplifies the samples received from wire 103-j through transmission channel 104-j in order to correct for signal loss during transmission. The gain of amplifier 510-j, g_j , can be adaptively chosen by coefficient update 506-j in order to optimize 30 the operation of receiver 501-j. One of ordinary skill in the art will recognize that digital amplifier 510-j can be located anywhere in receiver 502-j between ADC 509-j and equalizer 505-j. In general, amplifier 510-j can also be an analog amplifier located anywhere between input channel 104-j and ADC 509-j.

35 In some embodiments, coefficient update 506-j can also calculate the length and quality of wire 103-j. Cable length and quality determination is discussed in U.S. Patent Application No. 09/161,346, "Cable Length and Quality Indicator", filed September 25, 1998, Sreen A. Raghavan and Doug J. Easton, assigned to the

same assignee as the present disclosure, herein incorporated by reference in its entirety.

5 The output sample from receiver/digitizer 502-j, $y_{k,j}$, is input to equalizer 505-j. Equalizer 505-j can be any kind of equalizer structure. Types of equalizer structures include linear equalizers, decision feedback equalizers, and sequence detection equalizers. Equalizers of these types for 100 or 1000 BASE-T Ethernet over category-5 wiring, 24 gauge twisted 10 copper pair, are described in "Improved Detection for Digital Communication Receivers," U.S. Application No. 08/974,450, filed November 20, 1997, Sreen A. Raghavan, assigned to the same assignee as the present application, herein incorporated by reference in its entirety; and "Simplified Equalizer for Twisted Pair 15 Channel," U.S. Application No. 09/020,628, filed February 9, 1998, Sreen A. Raghavan, assigned to the same assignee as the present disclosure, herein incorporated by reference in its entirety.

20 Additionally, receivers of the type described above as receivers 501-1 through 501-N are further described in "Digital Baseline Wander Correction Circuit," U.S. Application No. 09/151,525, filed July 11, 1998, Sreen A. Raghavan; and U.S. Patent 25 Application No. 09/161,346, "Cable Length and Quality Indicator", filed September 25, 1998, Sreen A. Raghavan and Doug J. Easton, both of which have already been incorporated by reference.

30 In receiver system 500 of Figure 5A, the output samples from each of receivers 501-1 through 501-N, $a'_{k,1}$ through $a'_{k,N}$, are input to decoder 507. Decoder 507 decides on a N-D symbol based on the samples from each 35 of receivers 501-1 through 501-N. Each of the N 1-D symbols of the N-D symbol is the result of the N-D symbol pick in decoder 507.

Figure 6 shows a block diagram of a linear equalizer 600 having $R+1$ multipliers, where R is any integer greater than or equal to 0. Linear equalizer 600 includes delays 601-1 through 601-R connected in series. The output samples from each of delays 601-1 through 601-R is also input to multipliers 602-1 through 602-R, respectively. The input sample to equalizer 600 is input to multiplier 602-0. The input samples to multipliers 602-0 through 602-R are multiplied by the corresponding one of multiplier coefficients C_0 through C_R , respectively, and summed in adder 603. Multiplier coefficients C_0 through C_R can be adaptively chosen to optimize the performance of equalizer 600. In Figure 5B, for example, coefficient 10 update 506-j adaptively chooses equalizer parameters 15 for equalizer 505-j.

Equalizer 600 (Figure 6) executes the transfer function

$$T = C_0 + C_1 Z^{-1} + \cdots + C_j Z^{-j} + \cdots + C_R Z^{-R}. \quad (6)$$

20 For simplicity, the wire designation L has been neglected. It is understood that each transmission channel includes a separated equalizer, each of which can be one of equalizer 600 having its own transfer function T .

25 In a zero-forcing linear equalizer (ZFLE), the transfer function T is the inverse of the frequency response of the channel $f(z)$ (see Equation 2 with the wire designation L neglected). In a minimum mean squared error based linear equalizer (MMSE-LE), the 30 transfer function is arranged to optimize the mean squared error between the transmitted data signal and the detected data symbols. A compromise, then, is found between the un- canceled ISI and the noise

variance at the output terminal of the equalizer. (See B. SKLAR, DIGITAL COMMUNICATIONS, FUNDAMENTALS AND APPLICATIONS (PTR Prentice Hall, Englewood Cliffs, NJ, 1988)).

5 The output sample from linear equalizer 600, executing transfer function T, is given by

$$a'_k = C_0 y_k + C_1 y_{k-1} + \cdots + C_j y_{k-j} + \cdots + C_R y_{k-R}, \quad (7)$$

where C_0 through C_R are the equalizer coefficients, y_{k-j} is the input signal to equalizer 600 during the time period j periods before the k th period, and k

10 represents the current time period.

The output sample from equalizer 600, a'_k , is usually input to a slicer 604 which decides, based on its input sample a'_k , what symbol \hat{a}_k was transmitted during time period k . The symbol \hat{a}_k is chosen from the 15 symbol alphabet used for transferring data that is closest to input signal a'_k .

A linear equalizer can be implemented using either parity coding or trellis coding systems. When linear equalization is used with parity coding, a separate 20 linear equalizer is used on each transport wire. In Figure 5A, for example, each of equalizers 505-1 through 505-N can include a linear equalizer. The output samples from each of equalizers 505-1 through 505-N is input to decoder 507, which chooses the most 25 appropriate multi-dimensional (N-D) symbol

As an example, Figure 7 shows a portion of a 4-D receiver system 710, which includes 4-D decoder 700 and linear equalizers 600-1 through 600-4. Linear equalizers 600-1 through 600-4 provides equalization 30 for each of channels 104-1 through 104-4, respectively. Decoder 700 can be any type of decoder including a parity code decoder and a 4-D trellis decoder. As an example, decoder 700 is shown as a parity code decoder.

Also, although a 4-D decoder is shown in Figure 7, it is understood that in general receiver system 710 can have any number of parallel input signals.

The input samples to linear equalizers 600-1 through 600-4, corresponding to the output samples from receiver/digitizer 502-1 through 502-4 (Figure 5B), which is given by $y_{k,1}$ through $y_{k,4}$ samples, respectively. The subscripts 1-4 reference each of the four wires 103-1 through 103-4, respectively. The output samples from linear equalizers 600-1 through 600-4 are given by $a'_{k,1}$ through $a'_{k,4}$, respectively, and are input to slicers 604-1 through 604-4, respectively. In Figure 7, slicers 604-1 through 604-4 are 1-D slicers. If PAM-5 symbol coding is utilized, then slicers 604-1 through 604-4 are 1-D PAM-5 slicers that each output the PAM-5 symbol closest to input sample $a'_{k,1}$ through $a'_{k,4}$, respectively.

The output symbols from slicers 604-1 through 604-4, $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$, respectively, are input to parity check 702. Additionally, each of samples $a'_{k,1}$ through $a'_{k,4}$ is subtracted from the corresponding one of symbols $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$, respectively, in adders 701-1 through 701-4, respectively, to calculate errors $e_{k,1}$ through $e_{k,4}$, respectively. In general, then, the error signal $e_{k,i}$, where i is 1 through 4, is given by

$$e_{k,i} = a'_{k,i} - \hat{a}_{k,i} \quad (8)$$

The parity of the 4-D symbol that results from the four 1D symbols is checked in parity check 702. In parity coding, the 4D symbol is chosen from an even subset of all 4-D symbols. Therefore, if PAM-5 coding is used, there are an even number of PAM-5 symbols from family X (odd symbols) and an even number from family Y (even symbols). Parity check 702 checks the parity of

the four input symbols, $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$, by determining whether the sum of the four symbols is even or not. An odd parity indicates that there is an error in at least one of the decided symbols $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$. The result 5 of the parity check is input to final decoder 704.

The calculated error signals $e_{k,1}$ through $e_{k,4}$ are input to error analysis 703. Error analysis 703 determines which of the four error signals $e_{k,1}$ through $e_{k,4}$ is greatest and the sign of that error. Error 10 analysis 703 outputs a sign signal (sgn) and an identifier for the symbol having the greatest error (W).

Final decoder 704 inputs the parity signal from parity check 702, the four 1-D PAM-5 symbols from 15 slicers 604-1 through 604-4, $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$, respectively, the identifier for the symbol having the greatest error, W, and the sign of that error, sgn, and outputs the PAM-5 symbols $\hat{a}'_{k,1}$ through $\hat{a}'_{k,4}$ in response. If the parity is even, then the 4-D symbol defined by 20 $\hat{a}'_{k,1}$ through $\hat{a}'_{k,4}$ is given by $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$, respectively. The parity coding scheme, therefore, will pass erroneous 4D symbols containing simultaneous errors in two of the 1-D symbols.

If the parity is odd, however, the results of 25 error analysis 703 are used to correct the output symbols. Because the symbol having the greatest error is the one that is most likely incorrect, the value of the symbol indicated by identifier W is corrected by either increasing or decreasing that symbol by one 30 symbol in the symbol alphabet in response to the sign of the error (in this example, increased for a positive sign and decreased for a negative sign). The new set of four symbols, the three uncorrected symbols having the lowest error and the corrected symbol, is output as 35 the 4-D symbol defined by $\hat{a}'_{k,1}$ through $\hat{a}'_{k,4}$.

Although simple to implement, the primary disadvantage of a linear equalizer is that, while removing the ISI from the input signal, it may cause the random noise to be enhanced. This is especially true in twisted copper pair channels where the frequency response of the channel has significant attenuation across the transmitted signal bandwidth. Hence, in twisted-pair channels, such as is used with gigabit ethernet, linear equalization often does not perform well enough to be practical.

Figure 8 shows a decision feedback equalizer 800. Decision feedback equalizer 800 includes a feed-forward section 810, a feedback section 811 and adder 804. Feedforward section includes delays 801-1 through 801-M coupled in series, multipliers 802-1 through 802-M coupled to receive the output signals from delays 801-1 through 801-M, respectively, multiplier 802-0 coupled to receive the input sample to decision feedback equalizer 800, and adder 803 coupled to receive the output signals from each of multipliers 802-0 through 802-M. The output signal from each of multipliers 802-0 through 802-M is the input signal to that multiplier multiplied by the corresponding one of feed-forward multiplier coefficients C_0 through C_M . Feed-forward multiplier coefficients C_0 through C_M can be adaptively chosen in order to optimize the performance of the equalizer. In Figure 5B, for example, coefficient update 506-j adaptively chooses equalizer coefficients to optimize the performance of receiver 501-j.

Adder 803 (Figure 8) sums the output signals from each of multipliers 802-0 through 802-M. Feedforward section 810, therefore, executes the transfer function

$$T_{FF} = C_0 + C_1 Z^{-1} + \cdots + C_j Z^{-j} + \cdots + C_M Z^{-M}. \quad (9)$$

The output signal from feedforward section 810, therefore, is given by

$$a'_k = C_0 y_k + C_1 y_{k-1} + \cdots + C_j y_{k-j} + \cdots + C_M y_{k-M} , \quad (10)$$

where y_{k-j} is the input sample to equalizer 800 during the $(k-j)$ th time period. Again, the wire designation has been neglected for simplicity and it is understood that each of receivers 501-1 through 501-N (Figure 5) includes an equalizer 505-1 through 505-N, respectively, any of which can be a decision feedback equalizer 800 (Figure 8).

One embodiment of feedback section 811 includes delays 805-1 through 805-P coupled in series. Multipliers 806-1 through 806-P are coupled to receive the corresponding output signals from delays 805-1 through 805-P, respectively. Multipliers 806-1 through 806-P multiply each of their input signals by the corresponding one of feedback multiplier coefficients B_1 through B_p , respectively. Feedback coefficients B_1 through B_p also can be adaptively chosen. Adder 807 sums the output signals from each of multipliers 806-1 through 806-P. Feedback section 811, therefore, executes the transfer function

$$T_{FB} = B_1 Z^{-1} + B_2 Z^{-2} + \cdots + B_p Z^{-p} . \quad (11)$$

Because the input signal to feedback section 811 is symbol \hat{a}_k , the output signal from feedback section 811 is given by

$$a''_k = B_1 \hat{a}_{k-1} + B_2 \hat{a}_{k-2} + \cdots + B_N \hat{a}_{k-p} . \quad (12)$$

A second embodiment of feedback section 811, which is later discussed in this disclosure, is shown as feedback section 1905 in Figure 19 and includes look-up table 1906.

5 The output signal from feedback section 811, a''_k , is subtracted from the output signal from feedforward section 810, a'_k , in adder 804. The input signal to slicer 808, then, is given by

$$a'''_k = a'_k - a''_k. \quad (13)$$

10 Slicer 808 outputs the symbol \hat{a}_k that is closest to the input signal a'''_k .

A decision feedback equalizer operates on the principle that if the past transmitted data is correctly detected, then the ISI effects of these past data symbols can be canceled from the currently received sample. As such, often feedforward section 810 contains no multipliers (i.e., $C_0 = 1$ and all other coefficients are 0) and $a'_k = y_k$, the input sample.

Past detected data samples contain no noise and therefore decision feedback equalizers do not suffer from noise enhancement. However, decision feedback equalizers do suffer from the effects of error propagation. If slicer 808 erroneously decides a previous symbol, the error will be propagated into subsequent decisions.

Figure 9 shows the equalization and decoder sections (see Equalizers 505-1 through 505-4 and decoder 507 of Figure 5, for example) of a 4D receiver 910. The equalization is accomplished using four decision feedback equalizers, one for each of the four input channels shown. Again, one skilled in the art will recognize that a receiver can have any number of input channels and that a 4-D receiver is shown here

for example only. In Figure 9, receiver 910 includes 4-D decoder 900. Although decoder 900 is shown as a Parity code decoder, it is understood that decoder 900 can be any 4-D decoder. One skilled in the art will 5 recognize that 4-D decoder 900 must correct symbols within a single clock cycle so that the results can be fed back through FB taps 811-1 through 811-4 to correct symbols $a'_{k,1}$ through $a'_{k,4}$, respectively.

The equalization for channel 104-1, for example, 10 is accomplished by feedforward section 810-1, feedback section 811-1, and adder 804-1. Similarly, channels 104-2 through 104-4, each includes the corresponding ones of feedforward taps 810-2 through 810-4, respectively, feedback taps 811-2 through 811-4, 15 respectively, and adders 804-2 through 804-4, respectively.

Samples $y_{k,1}$ through $y_{k,4}$ originate from receiver 20 input signals received from channels 104-1 through 104-4, respectively. Samples $y_{k,1}$ through $y_{k,4}$ are received into feedforward taps 810-1 through 810-4, respectively. The symbol outputs from decoder 900, $a'_{k,1}$ through $a'_{k,4}$, corresponding to a single 4-D symbol, are 25 input to feedback taps 811-1 through 811-4, respectively. As was discussed with relation to Figure 8, the output signals from each of feedback sections 811-1 through 811-4, $a''_{k,1}$ through $a''_{k,4}$, respectively, is subtracted from the corresponding one of the output 30 signals from feedforward sections 810-1 through 810-4, $a'_{k,1}$ through $a'_{k,4}$, respectively, in adders 804-1 through 804-4, respectively. The output signals from adders 804-1 through 804-4, $a'''_{k,1}$ through $a'''_{k,4}$, respectively, are inputted to decoder 900.

In an embodiment where decoder 900 is a 4-D parity 35 code decoder, the input signals to decoder 900, $a'''_{k,1}$ through $a'''_{k,4}$, are received by slicers 901-1 through 901-4, respectively. Each of slicers 901-1 through

901-4 decides on an output symbol, $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$, respectively, based on its corresponding input signal, $a'''_{k,1}$ through $a'''_{k,4}$, respectively. The output symbols from slicers 901-1 through 901-4 are inputted to parity

5 check 903 and final decoder 905.

Parity check 903 sums the 1D symbols $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$ and determines whether the 4D symbol is of even parity or odd parity. In parity coding using PAM-5 symbols, the 4D symbol is chosen from an even subset 10 and therefore each 4D symbol includes an even number of 1-D PAM-5 symbols from family X (odd parity) and an even number from family Y (even parity). Therefore, the sum of the 1-D PAM-5 symbols is even. If the parity of the 4-D symbol is even, then final decoder 15 905 outputs the symbols $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$ as output symbols $\hat{a}'_{k,1}$ through $\hat{a}'_{k,4}$.

Error signals $e_{k,1}$ through $e_{k,4}$ are calculated in adders 902-1 through 902-4, respectively, by, in each of the transport channels, taking the difference 20 between the output symbol of slicers 901-1 through 901-4, $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$, respectively, and the corresponding one of the input signals, $a'''_{k,1}$ through $a'''_{k,4}$, respectively:

$$e_{k,i} = a'''_{k,i} - \hat{a}_{k,i}, \quad i=1, 2, 3 \text{ or } 4. \quad (14)$$

25 The error signals at each of slicers 901-1 through 901-4 are input to error analysis 904. Error analysis 904 determines which of the symbols $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$ is associated with the largest error signal $e_{k,1}$ through $e_{k,4}$, respectively, and the sign of the largest error. 30 Error analysis 904 outputs an identifier of the symbol having the largest absolute error, W , and the sign of that error, SGN, to final decoder 905. If the parity signal indicates odd parity, the erroneous symbol is

most likely to be the one with the largest error, indicated by identifier W. Final decoder 905, then, adjusts the symbol having the largest error up or down the symbol alphabet by one symbol depending on the sign 5 SGN (in this example, up if the sign is positive and down if the sign is negative) and outputs the resulting 4-D output symbol defined by $a'_{k,1}$ through $a'_{k,4}$.

The combination of N-D trellis code encoding with a DFE architecture requires a DFE on all four wires for 10 each state within the trellis (see, e.g., Figure 3). The DFE output at a particular state is used for parallel branch decisions and branch metric computation for the branches leaving that state. The equalization in this situation uses a process called "per survivor 15 processing", described more fully in Riccardo Raheli, Andreas Polydoros, Ching-Kai Tzou, "Per-Survivor Processing: A General Approach to MLSE in Uncertain Environments," IEEE Trans. Commun., Vol. 43, No. 2/3/4, pp. 354-364, February/March/April 1995, incorporated by 20 reference in its entirety, to determine the feedback symbols.

The multiple decision feedback equalizers in the trellis decoder helps to minimize the effects of error propagation. However, a DFE architecture suffers from 25 the disadvantage that it does not utilize the sample power contained in the intersymbol interference caused by the dispersion in the channel. More particularly, information about a 1-D symbol being transmitted during a time period k is contained in future received 1-D 30 symbols from that channel and DFE does not utilize this signal power in deciding the currently received symbol.

A third type of equalization, sequence detection, does not suffer the performance degradation of either a linear equalizer or a decision feedback equalizer. 35 However, a typical sequence detector produces hard outputs that can severely limit the performance of an

error correction code. According to the present invention, a soft-output sequence detector is provided.

As an example, Figure 10 shows a portion of a 4-D receiver utilizing sequence detection according to the 5 present invention. The receiver shown in Figure 10 includes sequence detectors 1001-1 through 1001-4, one for each of the four transmission channels corresponding to wires 103-1 through 103-4. One skilled in the art will recognize that a receiver can 10 include any number N of transmission channels, each of the transmission channels providing signals to one of N detectors. Some or all of the N detectors can be sequence detectors.

The output samples from sequence detectors 1001-1 15 through 1001-4, $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$, respectively, along with the second best output samples, $\hat{a}_{2,k,1}$ through $\hat{a}_{2,k,4}$, and the errors Δ_1 through Δ_4 are input to decoder 1002. Decoder 1002 decides on the receiver output samples, $\hat{a}'_{k,1}$ through $\hat{a}'_{k,4}$, based on, for example, the parity 20 coding scheme or the N-D lattice coding scheme. One skilled in the art will recognize that the decision of decoder 1002 can be based on any coding scheme that can correct errors in one clock cycle. Feedback is provided to sequence detectors 1001-1 through 1001-4 so 25 that future sequences are decided using the results of the N-D decisions.

Figure 11A shows a block diagram of a sequence detector 1100 for the PAM-5 symbol alphabet, $\{A\} = \{+2, +1, 0, -1, -2\}$, where the intersymbol interference 30 includes the effects of only one other symbol, i.e., the ISI length δ is one (1). In general, sequence detector 1100 can utilize any alphabet and any number of ISI symbols ($A > 2$ and $\delta > 1$). Detector 1100 includes a Branch Metric Generator 1101, an Add-Compare-Select 35 (ACS) unit 1102, Traceback Circuitry 1103, a Last-In-First-Out (LIFO) buffer 1104, and a starting point

determiner 1105. Sequence detectors are discussed in U.S. Patent Application No. 08/974,459, "Detection for Digital Communication Receivers," to Sreen Raghavan, which has been previously incorporated by reference in 5 this application.

The ISI addressed by the embodiment of detector 1100 shown in Figure 11 is caused by just one previously transmitted symbol. Thus, the input sample to sequence detectors 1100 is given by

$$10 \quad r_{k,w} = a_{k,w} + \alpha_1 a_{k-1,w} + h_{k,w} \quad , \quad (15)$$

where, $\alpha_{1,w}$ is the equalizer ISI coefficient, $h_{k,w}$ is the noise component of the output signal from the linear filter over wire w and $a_{k,w}$ is the transmitted symbol over wire w received in time period k . The sequence 15 detector estimates the transmitted data sequence $\{a_{k,w}\}$ from the sequence of received samples $\{r_{k,w}\}$.

The state of detector 1100, $S_{k,w}$, is defined as the past data symbol estimates. In general, a system with a symbol alphabet having A symbols and which suffers 20 intersymbol interference from δ previous symbols will have A^δ possible states. Each state corresponds to a possible transition path through the δ previous symbols. For example, a system using a symbol alphabet with two symbols, $\{A\} = \{+1, -1\}$, and suffering ISI 25 from two past symbols, $\delta=2$, will have four possible sequence states of the system: symbol +1 at time $k-2$ and symbol +1 at time $k-1$; symbol +1 at time $k-2$ and symbol -1 at time $k-1$; symbol -1 at time $k-2$ and symbol +1 at time $k-1$; and symbol -1 at time $k-2$ and symbol -1 30 at time $k-1$. Sequence detector 1100 for the example embodiment shown in Figure 11A, a PAM-5 symbol alphabet with ISI resulting from one symbol, has five states --

+2, +1, 0, -1, and -2 -- corresponding to the five symbols in the PAM-5 alphabet {A}.

5 A trellis diagram depicting a state transition from time (k-1) to time k for sequence detector 1100 is shown in Figure 12. A trellis diagram provides a graphical mechanism for predicting what the signal output would be for the channel in transitions from one state in time k-1 to another state at time k. As an example, from Equation 15 above, and neglecting noise, 10 a transition from state +2 at time k-1 to a state +1 at time k results in a signal input to sequence detector 1100 of $1+2\alpha_{w,1}$.

15 In sequence detector 1100 shown in Figure 11A, a branch metric generator 1101 generates distance metrics corresponding to the branches illustrated in the trellis diagram of Figure 12. The distance metrics represent the difference between the input signal to branch metric generator 1101, $r_{k,w}$, and the calculated signal that is expected to be observed in each of the 20 allowed transitions of a trellis diagram. In general, if there are A^δ states of sequence detector 1100 then there are $A^{\delta+1}$ branch metrics to calculate. In some embodiments, however, not all branches are allowed and therefore the number of branch metrics is reduced.

25 For PAM-5 signaling suffering from one ISI symbol, there are twenty five (25) distance metrics $M_{k,w}$. The twenty five (25) distance metrics generated by branch metric generator 1101 for the case where ISI is the result of one past symbol and neglecting random noise 30 (i.e. $A=5$, $\delta=1$ and $f_w(z) = 1+\alpha_{w,1}z^{-1}$) are given by:

$$\begin{aligned}
 M_{k,w}(0) &= [r_{k,w} - (-2-2\alpha_{w,1})]^2; & M_{k,w}(13) &= [r_{k,w} - (\alpha_{w,1})]^2; \\
 M_{k,w}(1) &= [r_{k,w} - (-2-\alpha_{w,1})]^2; & M_{k,w}(14) &= [r_{k,w} - (2\alpha_{w,1})]^2; \\
 M_{k,w}(2) &= [r_{k,w} - (-2)]^2; & M_{k,w}(15) &= [r_{k,w} - (1-2\alpha_{w,1})]^2; \\
 35 \quad M_{k,w}(3) &= [r_{k,w} - (-2+\alpha_{w,1})]^2; & M_{k,w}(16) &= [r_{k,w} - (1-\alpha_{w,1})]^2; \\
 M_{k,w}(4) &= [r_{k,w} - (-2+2\alpha_{w,1})]^2; & M_{k,w}(17) &= [r_{k,w} - 1]^2;
 \end{aligned}$$

$$\begin{aligned}
 M_{k,w}(5) &= [r_{k,w} - (-1 - 2\alpha_{w,1})]^2; & M_{k,w}(18) &= [r_{k,w} - (1 + \alpha_{w,1})]^2; \\
 M_{k,w}(6) &= [r_{k,w} - (-1 - \alpha_{w,1})]^2; & M_{k,w}(19) &= [r_{k,w} - (1 + 2\alpha_{w,1})]^2; \\
 M_{k,w}(7) &= [r_{k,w} - (-1)]^2; & M_{k,w}(20) &= [r_{k,w} - (2 - 2\alpha_{w,1})]^2; \\
 M_{k,w}(8) &= [r_{k,w} - (-1 + \alpha_{w,1})]^2; & M_{k,w}(21) &= [r_{k,w} - (2 - \alpha_{w,1})]^2; \\
 5 \quad M_{k,w}(9) &= [r_{k,w} - (-1 + 2\alpha_{w,1})]^2; & M_{k,w}(22) &= [r_{k,w} - 2]^2; \\
 M_{k,w}(10) &= [r_{k,w} - (-2\alpha_{w,1})]^2; & M_{k,w}(23) &= [r_{k,w} - (2 + \alpha_{w,1})]^2; \\
 M_{k,w}(11) &= [r_{k,w} - (-\alpha_{w,1})]^2; & M_{k,w}(24) &= [r_{k,w} - (2 + 2\alpha_{w,1})]^2; \\
 M_{k,w}(12) &= [r_{k,w}]^2. & & (16)
 \end{aligned}$$

10 Other metrics which represent the difference
 between the input symbol and the predicted input
 symbols, assuming each of the possible state
 transitions, may be used as distance metrics. In
 general, there will be a distance metric for every
 15 transition from any state S' at time $k-1$ to state S at
 time k , $A^{\delta+1}$ for a metrics system with A symbols and δ
 interfering symbols if all transitions are allowed.
 PAM-5 symboling is shown here only as an example and
 embodiments of detector 1100 can utilize other symbol
 20 alphabets and more ISI symbols.

 Add-compare-select (ACS) circuit 1102 in Figure
 11A updates a state metric for each possible state of
 the system, denoted by $p_{k,w}(+2)$, $p_{k,w}(+1)$, $p_{k,w}(+0)$,
 $p_{k,w}(-1)$, and $p_{k,w}(-2)$ in the PAM-5 example, at each time
 25 step k . For the PAM-5 symbol alphabet the state
 metrics are given by:

$$\begin{aligned}
 p_{k,w}(i) &= \min_{j \in \{-2, -1, 0, 1, 2\}} \{ p_{k-1,w}(j) + M_{k,w}((j+2)+5(i+2)) \}; \\
 \text{for } i &= \{2, 1, 0, -1, -2\}. & (17)
 \end{aligned}$$

30 In general, the state metrics represent the
 accumulated distance metrics of past states along
 transition paths that minimize the accumulated distance
 metric. Therefore, the transition metric for state S
 35 at time period k , $p_{k,w}(S)$, is the accumulated distance
 metric for previous states along a transition path

which ends at state S at time period k, state S being one of the possible states of the system. At time k-1, the state of the system may be at any state S' in the group of possible states of the system. Therefore,

5 $p_{k,w}(S)$ is the minimum one of $p_{k-1,w}(S')$ plus the distance metric for transition from S' to S. A mathematical proof that this technique results in the least detection error is given in the Appendix of "Improved Detection for Digital Communication Receivers," U.S.

10 Application No. 08/974,450.

In the example of Figure 11A, the comparison results, $D_{k,w}(+2)$, $D_{k,w}(+1)$, $D_{k,w}(0)$, $D_{k,w}(-1)$ and $D_{k,w}(-2)$, are stored in a memory of traceback circuit 1103 for each of the five states. The comparison results

15 indicate the state at time period k-1 which results in the state metric $p_{k,w}(S)$ for state S at time period k. In the PAM-5, $\delta=1$ example shown in Figure 11A, the ACS results for each of the five states are given by

20
$$D_{k,w}(i)=j \text{ if } p_{k,w}(i) = p_{k-1,w}(j) + M_{k,w}((j+2)+5(i+2)); \\ \text{for } i=\{2,1,0,-1,-2\}; j=\{2,1,0,-1,-2\}. \quad (18)$$

In general, $D_{k,w}(S)$ points toward the state S' at time k-1 from which results the lowest state metric for

25 arriving at state S at time k.

When it is time for decoding, traceback circuit 1103 traces back from a starting state, and fetches the data from memory in traceback circuit 1103.

In one example of a traceback, if the traceback

30 depth is 2^*TB , then it is expected that a traceback of TB is performed every $TB/2$ sample times and traceback circuit 1106 outputs $TB/2$ data symbols. With little loss of generality, TB can be an even integer such as 6, 8 or 16. A greater traceback depth will result in

35 less error in determining the final sequence of symbols. Greater traceback depths, however, incur an

implementation cost of requiring more memory in traceback circuit 1103.

During the traceback procedure, a starting state determiner 1105 picks the starting state, which can be 5 based on the state metrics $P_{k,w}(s)$. Traceback circuit 1105 follows the sequence back through the comparison results stored in memory in traceback circuit 1103. The earliest TB/2 symbols, which result in the earliest states, are written into last-in-first-out (LIFO) 10 buffer 1104. The new comparison results are stored in the memory locations previously occupied by the outputted results.

Traceback circuit 1103 determines the optimum sequence of symbols based on the state metrics 15 $P_{k,w}(s)$ stored in starting state determiner 1105. Starting state determiner 1105 initializes the traceback procedure by setting a starting sequence. LIFO 1104 simply time-reverses the data coming out of traceback circuit 1103 because the traceback is 20 performed from the current time to previous times.

Sequence Detection with Pre-Equalization

25 When the channel ISI length δ is large, or if the transmitted symbol alphabet size A is large, the above method of full sequence estimation becomes impractical at high symbol rates. Full sequence estimations 30 require the implementation of A^δ states in the detector. Accordingly, an equalizer 1110 can provide pre-equalization by preprocessing the input samples $y_{k,w}$ in order to reduce the number of ISI symbols to be 35 processed by sequence detector 1100. Equalizer 1110 can be any equalizer that reduces the number of ISI symbols. Again, for purposes of example, assume that

the channel input alphabet size is $A=5$, i.e. $\{A\}=\{+2, +1, 0, -1, -2\}$, and that the reduced ISI length (as seen by the sequence detector) is $\delta'=1$. As before, the technique is applicable to larger alphabets and may 5 accommodate more than one interfering symbol in the reduced length.

The output of the equalizer 1110 with $A=5$ and $\delta'=1$ is, as previously described, given by

10
$$x_{k,w} = a_{k,w} + \alpha_{w,1} * a_{k-1,w} + h_{k,w}, \quad (19)$$

where $\alpha_{w,1}$ is the equalized ISI coefficient and h_k is the noise component of the output of the linear equalizer 1110. The transfer function (in Z-transform notation, 15 See A. V. OPPENHEIM AND R.W. SCHAFER, DISCRETE-TIME SIGNAL PROCESSING, (1989)) for equalizer 1110 is, then, given by

$$E_w(z) = (1 + \alpha_{w,1}z^{-1}) / f_w(z). \quad (20)$$

20 The coefficient $\alpha_{w,1}$ is chosen to minimize the noise variance at the output of the equalizer. Equalizer 1110, therefore, is a reduced sequence equalizer because it reduces the ISI length from δ to δ' . The reduced ISI length δ' is one (1) in this example.
 25 In one embodiment, reduced sequence equalizer 1110 is implemented adaptively. One architecture used for adaptive implementation is shown in Figure 11B. In this embodiment, equalizer 1110 includes a linear equalizer 1120 implementing a transfer function $C(z) = 1/f(z) = C_0 + C_1 z^{-1} + \dots + C_8 z^{-8}$, adaptively followed by a filter 1121 implementing the function $(1 + \alpha_{w,1}z^{-1} + \dots + \alpha_{w,8}z^{-8})$. By implementing both equalizer 1120 and filter 1121 adaptively, optimal performance can be achieved for any cable length. Linear equalizer 1120 30 can be adaptively implemented by using the least mean squares (LMS) algorithm (See E.A. LEE AND D.G.
 35

MESSERCHMITT, DIGITAL COMMUNICATIONS (1988)) and a finite impulse response filter as shown in Figure 6.

5 The coefficients $\alpha_{w,1}$ through $\alpha_{w,8}$ can be chosen adaptively in the sequence detector by observing the frequency response of linear equalizer 1120. From linear equalizer 1120, the channel frequency response is deduced and $\alpha_{w,1}$ through $\alpha_{w,8}$ can be selected from a look-up table. In one embodiment with $\delta'=1$, two possible values of $\alpha_{w,1}$ (0 and 1/2) are used. One of 10 the two possible coefficients is chosen for $\alpha_{w,1}$ by observing the two largest equalizer coefficients of linear equalizer 1120, C_0 and C_1 . For example, in one embodiments if $C_1/C_0 < -0.5$ then $\alpha_{w,1} = 0.5$, otherwise $\alpha_{w,1} = 0$.

15 The benefits of combining linear equalization with sequence detection include (a) reduced complexity in the sequence detector, especially for large ISI lengths, and (b) reduced noise enhancement in the linear equalization.

20 In the example described in Figure 11 with $\delta'=1$, the number of states in the sequence estimator is reduced from 5^δ to 5. The reduced state sequence estimator can be implemented using the Viterbi algorithm.

25 Sequence Detection with Pre-equalization and Decision Feedback

30 Figure 13 shows a receiver 1350 that includes an embodiment of a sequence detector 1300 having decision-feedback. In this embodiment, equalizer 1301, which as before can be any equalizer structure, pre-equalizes transmission channel 104-w to a pre-determined ISI polynomial $G_w(z)$ of length $\eta \leq \delta$, where δ is the ISI 35 length of the frequency response $f_w(Z)$ of transmission

channel 104-w. In the example of Figure 11, η is 2 and the ISI polynomial $G_w(z)$ is given by

$$G_w(z) = 1 + \alpha_{w,1}z^{-1} + \alpha_{w,2}z^{-2}. \quad (21)$$

5

The transfer function of equalizer 1301 is given by

$$E_w(z) = G_w(z)/f_w(z). \quad (22)$$

10 Sequence detector 1300 includes branch metric generator 1302, add compare select 1303, traceback 1304, LIFO 1305 and starting point determiner 1306. In general, the detection technique implemented in sequence estimator 1300 may be used for any combination
 15 of δ and η such that $\eta \leq \delta$. Although the technique may be implemented with any sized alphabet, the example shown in Figure 13 is for the PAM-5, ($A=5$), alphabet. The coefficients, $\alpha_{w,1}$ and $\alpha_{w,2}$, can be chosen adaptively to optimize performance of the receiver 1350.
 20 To perform the sequence estimation using the Viterbi algorithm, as outlined above, sequence detector 1300 is still implemented with twenty five states (if the data symbols are PAM-5 values). The branch metric computations from a trellis diagram now accounts for
 25 the intersymbol interference due to the symbols transmitted two sample times before as well as the symbol transmitted during the last period. In one embodiment, the branch metrics computed by branch metric generator 1302 with decision feedback are given
 30 by:

$$\begin{aligned} M_{k,w}(0) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(-2) - (-2-2\alpha_{w,1})]^2; \\ M_{k,w}(1) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(-1) - (-2-\alpha_{w,1})]^2; \\ M_{k,w}(2) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(0) - (-2)]^2; \\ M_{k,w}(3) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(1) - (-2+\alpha_{w,1})]^2; \\ M_{k,w}(4) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(2) - (-2+2\alpha_{w,1})]^2; \end{aligned}$$

35

$$\begin{aligned}
M_{k,w}(5) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(-2) - (-1-2\alpha_{w,1})]^2; \\
M_{k,w}(6) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(-1) - (-1-\alpha_{w,1})]^2; \\
M_{k,w}(7) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(0) - (-1)]^2; \\
M_{k,w}(8) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(1) - (-1+\alpha_{w,1})]^2; \\
5 \quad M_{k,w}(9) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(2) - (-1+2\alpha_{w,1})]^2; \\
M_{k,w}(10) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(-2) - (-2\alpha_{w,1})]^2; \\
M_{k,w}(11) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(-1) - (-\alpha_{w,1})]^2; \\
M_{k,w}(12) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(0)]^2; \\
M_{k,w}(13) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(1) - \alpha_{w,1}]^2; \\
10 \quad M_{k,w}(14) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(2) - 2\alpha_{w,1}]^2; \\
M_{k,w}(15) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(-2) - (1-2\alpha_{w,1})]^2; \\
M_{k,w}(16) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(-1) - (1-\alpha_{w,1})]^2; \\
M_{k,w}(17) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(0) - 1]^2; \\
M_{k,w}(18) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(1) - (1+\alpha_{w,1})]^2; \\
15 \quad M_{k,w}(19) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(2) - (1+2\alpha_{w,1})]^2; \\
M_{k,w}(20) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(-2) - (2-2\alpha_{w,1})]^2; \\
M_{k,w}(21) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(-1) - (2-\alpha_{w,1})]^2; \\
M_{k,w}(22) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(0) - 2]^2; \\
M_{k,w}(23) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(1) - (2+\alpha_{w,1})]^2; \\
20 \quad M_{k,w}(24) &= [r_{k,w} - \alpha_{w,2}D_{k-1}(2) - (2+2\alpha_{w,1})]^2. \quad (23)
\end{aligned}$$

The ISI due to the transmitted symbol at time (k-2) is removed from the received sample $r_{k,w}$ before the 25 branch metric of the sequence detector that accounts for the ISI due to the transmitted symbol at time (k-1) is computed. After this calculation, the previously described calculation is performed to remove the ISI due to the (k-1)th transmitted symbol.

30 Add compare select (ACS)1303 then computes the state metrics $p_{k,w}(j)$ and the comparison results $D_{k,w}(j)$ as described above in equations 16 and 17, respectively. Traceback 1304 accepts a starting point from starting point determiner 1306, as described 35 above, and outputs a set of decided on symbols to LIFO

1305. LIFO 1305, then, outputs the resulting symbols in reverse chronological order from that received.

Sequence detection in combination with error correction

5

Although achieving excellent noise margins, the combination of sequence detection with error correction codes is problematic. Sequence detectors usually produce hard decisions (i.e., decisions that do not contain information on reliability), which become input signals to error correcting codes. Most error correcting techniques, such as the parity coding or 4-D lattice coding proposed for Gigabit Ethernet, rely on soft decisions (i.e., decisions that contain reliability information) to achieve full performance. See, e.g., S. LIN AND D. J. COSTELLO, JR., *ERROR CONTROL CODING: FUNDAMENTALS AND APPLICATIONS* (1983). Thus, a typical sequence detector in combination with a decoder using an error correcting code does not achieve the improved SNR margins of both the sequence detector and the error correcting code unless the decoder is provided with a soft decision from the sequence detector.

Figure 14 shows a sequence detector 1400-w according to the present invention. Sequence detector 1400-w is coupled to receive signal $r_{k,w}$ from wire w. Sequence detector 1400-w includes branch metric generator 1402-w, add compare select (ACS) 1403-w, and starting point determiner 1406-w. Add compare select 1402-w and starting point determiner 1406-w are each coupled to traceback 1404.

Traceback 1404 is coupled to each wire w so that the traceback can be accomplished on N-D symbols rather than performing a separate traceback on N 1-D symbols, where N is the number of wires. Traceback 1404 is also coupled with LIFO 1405. LIFO 1405 outputs the final symbol stream $\hat{s}_{k,w}$ for each wire w.

Although a sequence detector according to the present invention can accommodate any symbol alphabet and any number of ISI symbols, for example sequence detector 1400 shown in Figure 14 is for a PAM-5 alphabet where input signals suffer the influence of one past ISI symbol (i.e., the ISI length is 1). Equalizer 1401-w, as has been previously discussed, executes a transfer function $E(Z) = (1+\alpha_{w,1}Z^{-1})/f_w(Z)$ and therefore sequence detector 1400-w detects a signal that includes ISI from one past symbol. Branch metric generator 1402-w, therefore generates the branch metrics as described in Equation 16.

Add compare select (ACS) 1403-w computes the state metrics $p_{k,w}(i)$ ($i = -2, -1, 0, 1, 2$) according to Equation 17 and the ACS results $D_{k,w}(i)$ according to Equation 18. Additionally, ACS 1403-w computes a second best state metric $p_{2,k,w}(i)$, a second ACS result $D_{2,k,w}(i)$, and a difference result $\Delta_{k,w}(i)$. The second best state metric can be computed according to the equation

$$20 \quad p_{2,k,w}(i) = \text{second minimum } (p_{k-1,w}(j) + M_{k,w}(5(i+2)+(j+2))) ; \\ j = \{-2, -1, 0, 1, 2\}, \quad (24)$$

where $i = \{-2, -1, 0, 1, 2\}$. The second ACS result can be computed according to

$$D_{2,k,w}(i) = j \text{ if } p_{2,k,w}(i) = p_{k-1,w}(j) + M_{k,w}(5(i+2)+(j+2)), \quad (25)$$

25 where $i = \{-2, -1, 0, 1, 2\}$ and $j = \{-2, -1, 0, 1, 2\}$. Finally, the difference result can be computed according to

$$\Delta_{k,w}(i) = p_{2,k,w}(i) - p_{k,w}(i). \quad (26)$$

Traceback 1404 receives the ACS results, the second ACS results, and the difference results from each state on each wire as well as a starting point signal from starting point determiner 1406-w for each wire w.

5 Figure 15 shows an embodiment of a 4-D traceback 1404 in combination with a series of sequence detectors 1400-w. It is understood that, in general, for an N-wire configuration, traceback 1404 coupled into N sequence detectors similar to that shown in Figure 14, 10 one for each wire w. In Figure 15, traceback 1404 includes a parity code decoder 1504 although other coding schemes can be used, provided that the coding scheme can correct symbols within one clock cycle.

15 For exemplary purposes, Figure 15 shows a four-wire parity-code decoder. Traceback 1404 includes a read module 1501-1 through 1501-4, one for each of the four wires. Read module 1501-1 through 1501-4 receives parameters $\Gamma_{k,w}$ from add compare select 1403-w and starting point determiner 1406-w (Figure 14). 20 Parameters $\Gamma_{k,w}$ includes the add compare results $D_{k,w}(i)$, $D_{2k,w}(i)$ and $\Delta_{k,w}(i)$, where $i=(-2, -1, 0, 1, 2)$ for PAM-5 signaling, as well as a starting point $SP_{k,w}$ for each wire w. As was discussed before, starting point determiner 1406-w chooses a starting point $SP_{k,w}$, which 25 can be based on the state metrics $p_{k,w}(i)$, for traceback 1404.

Traceback 1404 in Figure 15 traces back to arrive at the best sequence $\hat{a}_{k,w}$ for wire w. For each clock cycle k, read module 1501-w arrives at a best symbol 30 $\hat{a}_{k,w}$, a second best symbol $\hat{a}_{2k,w}$, and an associated reliability $\epsilon_{k,w}$ for each wire w.

As described above, the 4-D parity coding scheme only transmits 4-D symbols having even parity. A single error in one 1-D symbol will cause the parity of 35 the 4-D symbol to become odd. Similar to "4-D slicing", traceback 1404 recognizes the parity error

and makes corrections to the 4 1-D symbols from read modules 1501-1 through 1501-4 for clock cycle k based on the reliability of each of the 1-D symbols.

Hagenauer has shown that, within a Viterbi

5 decoder, the reliability of decision symbol paths merging at each state grows with the difference between the state metrics between the two paths. See J. Hagenauer and P. Hocher, "A Viterbi Algorithm with Soft-Decision Outputs and its Applications," Proc. 10 GLOBECOM '89, 1680-1686, November 1989). Similar to Hageauer's Soft Output Viterbi Algorithm (SOVA), each of read modules 1501-1 through 1501-4 outputs the difference metric, i.e. the reliability measure, between the best two paths entering each state, $\epsilon_{k,1}$ 15 through $\epsilon_{k,4}$, respectively. SOVA uses these metrics over a range of sample times within the trellis to output soft decisions for every symbol.

However, 4-D parity traceback 1404 can recognize when a single error occurs. Therefore, only the 20 difference metrics at the time of the error are required to correct errors. Because the actual decoding is accomplished during traceback in each of sequence detectors 140-1 through 140-4, traceback 1404 recognizes an error in its channel and corrects the 25 error in its own sequence path.

For each clock cycle k , traceback 1404 retrieves each of the first choice 1-D symbols $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$, the second choice 1-D symbols $\hat{a}_{2,k,1}$ through $\hat{a}_{2,k,4}$, and the reliability measures $\epsilon_{k,1}$ through $\epsilon_{k,4}$, and determines 30 the finally decided 4 1-D symbols $\hat{a}'_{k,1}$ through $\hat{a}'_{k,4}$.

For each clock cycle k , parity check 1502 receives the first choice symbols $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$ from read 35 modules 1501-1 through 1501-4, respectively, determines the parity of the resulting 4-D symbol and outputs a parity signal indicating the parity of the 4-D symbol. Error analysis 1503 receives reliability measures $\epsilon_{k,1}$

through $\varepsilon_{k,4}$ from read modules 1501-1 through 1501-4, respectively, determines which of the sequence detectors w has the least reliability, indicating which result is most likely to be incorrect, and outputs a

5 wire signal W indicating which symbol is most likely to be incorrect. Decoder 1504 receives the first choice symbols $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$, the second choice symbols $\hat{a}_{2,k,1}$ through $\hat{a}_{2,k,4}$, the parity signal from parity check 1502, and the wire signal from error analysis 1503.

10 If the parity signal indicates that the parity of the first choice 4-D symbol is even, then the first choice symbols $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$ are output as the finally decided symbols $\hat{a}'_{k,1}$ through $\hat{a}'_{k,4}$. However, an odd parity indicates an error in one of the first

15 choice symbols $\hat{a}_{k,1}$ through $\hat{a}_{k,4}$. If the parity signal indicates an odd parity, the symbol indicated by the wire signal W is replaced by a corresponding one of second choice symbols $\hat{a}_{2,k,1}$ through $\hat{a}_{2,k,4}$ and the resulting 4-D symbol is output as finally decided

20 symbols $\hat{a}'_{k,1}$ through $\hat{a}'_{k,4}$.

Additionally, decoder 1504 informs read modules 1501-1 through 1501-4 of the finally decided symbols $\hat{a}'_{k,1}$ through $\hat{a}'_{k,4}$ by indicating, for each of read modules 1501-1 through 1501-4, which of the first

25 choice symbols or the second choice symbols was output as the finally decided symbols for clock cycle k . Read modules 1501-1 through 1501-4 can then traceback accordingly and output the first choice symbols, second choice symbols, and reliability measures for clock

30 cycle $k-1$ (i.e., $\hat{a}_{k-1,1}$ through $\hat{a}_{k-1,4}$, $\hat{a}_{2,k-1,1}$ through $\hat{a}_{2,k-1,4}$, and $\varepsilon_{k-1,1}$ through $\varepsilon_{k-1,4}$, respectively).

In other words, read module 1501- w outputs the best possible step back $\hat{a}_{k,w}$, the second best step back $\hat{a}_{2,k,w}$, and the reliability measure $\varepsilon_{k,w}$ for each wire for clock cycle k . Parity check 1502 performs a parity check on the best possible step back $\hat{a}_{k,w}$. Error

analysis 1503 determines the wire most likely to be incorrect. If the parity passes, decoder 1504 outputs the best possible step back $\hat{a}_{k,w}$ for clock cycle k. If parity fails, then decoder 1504 replaces one of the 5 best possible symbols with the associated second best symbol, based on which wire is most likely to be incorrect, and outputs the resulting 4-D symbol. The choice of best symbol or second best symbol for each wire w is communicated back to read module 1501-w so 10 that read module 1501-w can use the appropriate symbol to step back to clock cycle k-1. The replacement choice, then, affects only one read module. Therefore, the next set of symbols will be affected in one read module only.

15 As shown in Figure 14, the output symbols $\hat{a}'_{k,w}$ are output to LIFO 1405, which time reverses the order of the symbol stream and outputs the resulting symbol stream $\hat{a}_{k,w}$.

One skilled in the art will recognize that in 20 general a sequence detector according to this invention can accommodate any symbol alphabet and the effects of any number of ISI symbols. Additionally, the sequence detector may include decision feedback as shown in Figure 13.

25

Reduced Complexity Sequence Detection Using State Reduction

30

If the alphabet size is large or if the ISI length at the sequence detector is large then sequence 35 detector 1400-w shown in Figure 14 and traceback 1404 using parity³ coding shown in Figure 15 become impractical at high symbol rates. The number of states

required in read modules 1501-1 through 1501-4 is A^η on each wire, where A represents the number of symbols in alphabet $\{A\}$ and η represents the ISI symbol length at the sequence detector (i.e. at the input terminal of sequence detector 1400 in Figure 14). With a PAM-5 alphabet and $\eta=2$ ISI symbols, each of read modules 1501-1 through 1501-4 requires twenty five (25) states in order to perform sequence detection. A decoder utilizing a large number of states is expensive, 10 difficult to implement, and consumes a lot of power.

Figure 16 shows a sequence detector 1600-w having reduced complexity sequence detection. In particular, sequence detector 1600-w includes branch metric generator 1602-w, add-compare-select 1603-w, and 15 starting point determiner 1605-w. Traceback 1604 and LIFO 1606 are coupled into sequence detector 1600-2 as well as similar detectors coupled to the remaining N wires. As an example, sequence detector 1600-w is shown for the PAM-5 alphabet, although embodiments of 20 sequence detector 1600-w can utilize other symbol alphabets as well.

The PAM-5 symbol alphabet can be segregated into two families, an odd family X having the PAM-5 symbols $\{-1, +1\}$ and an even family Y having the PAM-5 symbols $\{-2, 0, +2\}$. A detector state can now be defined as the previous η families X or Y, as opposed to the previous η PAM-5 symbols $\{-2, -1, 0, +1, +2\}$. Therefore, the number of states required for the PAM-5 symbol alphabet with $\eta=2$ ISI symbols is reduced from 25 30 states to 4 states on each transmission channel $w=1$ through L . For a four wire system (4-D decoding, for example), there are a total of sixteen (16) states instead of one hundred (100) states.

Reduced state detection can be accomplished when 35 the minimum squared distance between any two parallel branches of a state transition $S \rightarrow S'$ exceeds the minimum

squared distance between any two paths in the trellis. A parallel branch refers to transitions $S \rightarrow S'$ between individual states through different symbols. For example, a state $S = X$ can transition to a state $S' = X$ through receipt of either a -1 symbol or a +1 symbol.

The actual squared minimum distance between sequences does not decrease and thus the performance suffers little or no degradation from that of full state sequence detection. Gigabit Ethernet using a PAM-5 symbol set suffering ISI from two (2) symbols meets this criteria.

Figure 17 shows a trellis diagram displaying the reduced state transitions and all parallel PAM-5 transitions. In Figure 17, a state is represented by two consecutive symbols (reflecting an ISI length of 2). A transition from state S at time $k-1$ to state S' at time k has two or three parallel branches, depending upon whether the new symbol entering at state S' is in family X or family Y. For example, a transition from state XX at time $k-1$ to state XX at state k has two branches because the incoming symbol must be either a -1 or +1 PAM-5 symbol. A transition from state XX at time $k-1$ to a state XY at time k , however, indicates that either a -2, 0 or +2 symbol is received and therefore there are three branches.

In Figure 16, equalizer 1601-w can execute the transfer function

$$E(z) = (1 + \alpha_1 z^{-1} + \alpha_2 z^{-2}) / f(z). \quad (27)$$

Therefore, the expected signal input to decoder system 1600 is

$$r_{k,w} = a_{k,w} + \alpha_1 a_{k-1,w} + \alpha_2 a_{k-2,w}. \quad (27)$$

Branch metric generator 1602-w computes the branch metrics for the state transitions displayed in Figure 17. In the reduced state trellis shown in Figure 17, branch metric 1602-w first decides on which of the two 5 or three branches of the transition from state S to state S' to assign to the state transition S→S'. The decision of which branch performs the S→S' transition is based on calculating a distance metric for each branch and choosing the branch having the lowest 10 metric. For example, in the transition from state S=XX to state S'=XX branch metric generator first determines which of the two branches (-1 or +1) are traversed before calculating the metric. The decision of which branch is traversed is stored in branch decision 15 $B_{k,w}(S \rightarrow S')$. The branch decision and the metric are both communicated to ACS 1603-w.

For each state S at k-1, symbols $\hat{a}_{k-1}(S)$ and $\hat{a}_{k-2}(S)$ are known based upon feedback from ACS 1603-w to Branch Metric Generator 1602-W, as is shown in Figure 16. For 20 each state transition S → S', branch metric generator takes the difference between the input signal and the ISI portion of Equation 27 to obtain a difference

$$\sigma(S \rightarrow S') = r_{k,w} - \alpha_1 \hat{a}_{k-1,w}(S) - \alpha_2 \hat{a}_{k-2,w}(S). \quad (28)$$

25 The difference σ is then compared with the symbols for each possible branch of the state transition S to S'. The symbol chosen for the branch, $a'_{k,w}(S \rightarrow S')$, is then assigned to the transition from state S to state S'.

30 As is shown in Figure 18 The branch metrics can be computed for each transition S to S' according to the equation:

$$M_{k,w}(S \rightarrow S') = [r_{k,w} - a'_{k,w}(S \rightarrow S') - 35 \quad \alpha_1 \hat{a}_{k-1,w}(S) - \alpha_2 \hat{a}_{k-2,w}(S)]^2, \quad (29)$$

where the valid transitions ($S \rightarrow S'$) in Figure 18 are $S \rightarrow S' = XXX, XXY, YXX, YXY, XYY, YYX$ and YYY . The notation "ABC" used above and on Figure 18 indicates an $S \rightarrow S'$ transition from $S=AB$ to $S'=BC$.

5 Add-compare-select 1603-w receives the branch metrics $M_{k,w}(S \rightarrow S')$ and branch decisions $B_{k,w}(S \rightarrow S')$ from branch metric generator 1602-w and calculates the state metrics $P_{k,w}(S')$ according to the equation

$$10 \quad P_{k,w}(S') = \min_{j \in \{S\}} (P_{k-1,w}(j) + M_{k,w}(S \rightarrow S')), \quad (30)$$

where j is equal to each S such that $S \rightarrow S'$ is allowable.

Add-compare-select 1603-w also determines the ACS results for each of the four final states S' and communicates those results to traceback circuit 1604. The ACS result $D_{k,w}(S')$ is the path resulting in state S' having the lowest metric $M(S \rightarrow S')$. Because there are only two allowed paths that result in state S' (see Figures 17 and 18), the second best choice is automatically the path that is contraindicated by $D_{k,w}(S')$ and need not be separately stored.

The error $\Delta_{k,w}(S')$ is the difference in metrics between the two paths resulting in state S' :

$$25 \quad \Delta_{k,w}(S') = |M(S_1 \rightarrow S') - M(S_2 \rightarrow S')|, \quad (31)$$

where S_1 is one of the two initial states that transition to the final state S' and S_2 is the other of the two initial states that transition to the final state S' . For example, from Figure 18, if $S'=YX$, then S_1 and S_2 are the states XY and YY , respectively.

Finally, the branch decisions of branch metric generator 1602-w are also communicated to traceback circuit 1604. Branch decision $B1_{k,w}(S')$ corresponds to the decision on the path $S \rightarrow S'$ indicated by $D_{k,w}(S')$. Branch decision $B2_{k,w}(S')$ corresponds to the decision on

the path $S \rightarrow S'$ contraindicated by $D_{k,w}(S')$. Therefore, in the soft-decision process, if the traceback circuit 1604 is altered to the second most likely path, the parallel path decision for the second most likely path 5 is available to traceback circuit 1604.

Traceback circuit 1604 can be the same as traceback 1404 of Figure 15 except that read modules 1501-1 through 1501-4 receive a different set of parameters $\Gamma_{k,w}$. In traceback circuit 1604, $\Gamma_{k,w}$ 10 includes the ACS parameters $D_{k,w}(S_i)$, $\Delta_{k,w}(S_i)$, $B_{1k,w}(S_i)$, $B_{2k,w}(S_i)$, where $S_i = \{XX, XY, YX, YY\}$, and the starting point $SP_{k,w}$ from starting point determiner 1605-w. As described above, read modules 1501-1 through 1501-4 store the ACS results in memory and, starting from 15 starting point $SP_{k,w}$ determined by starting point determiner 1605, determines the most likely symbol $\hat{a}_{k,w}$ and the second most likely symbol $\hat{a}_{2k,w}$ for clock cycle k. An reliability measure indicating the difference in distance metrics between the most likely symbol and the 20 second most likely symbol, $\epsilon_{k,w}$, is also determined.

As is shown in Figure 15, read modules 1501-1 through 1501-4 output the parameters $\hat{a}_{k,w}$ to parity check 1502 and decoder 1504, parameters $\hat{a}_{2k,w}$ to decoder 1504, and parameters $\epsilon_{k,w}$ to error analysis 1503. As 25 was previously discussed, decoder 1504 outputs a the best symbols $\hat{a}'_{k,w}$ based on the parity check and informs read modules 1501-1 through 1501-4 of the choice. Read modules 1501-1 through 1501-4 then proceed to determine most likely and second most likely symbols for clock 30 cycle $k-1$ until the traceback is complete.

In sequence detector 1600-w of Figure 16, the minimum squared distance between parallel branches of any transition $S \rightarrow S'$ should be at least twice as large as the minimum squared distance of the overall decoder. 35 Because there is no protection between parallel branch decisions $S \rightarrow S''$ of sequence detector 1600-w, this

requirement on minimum squared distances should hold true in order to prevent the overall minimum distance from decreasing because of reduced state detection.

As was previously discussed, the 4-D parity code

5 provides 3 dB of coding gain, which doubles the squared minimum distance between possible paths. However, this code provides no protection between parallel branches of transitions along one wire. Therefore, this overall requirement on minimum distances prevents the minimum

10 squared distance from decreasing because of reduced state detection. This requirement holds for Gigabit Ethernet standards, as described above. Although the requirement should hold in general, it may not be held for all embodiments of the invention.

15

Simplified DFE

Reduced sequence detection can also be accomplished utilizing decision feedback equalization (DFE). However, a simplified DFE provides a simple and easy implementation for accomplishing the equalization process in the allotted time (8 ns in the example of gigabit transmission over four wires).

Figure 19 shows an example of a simplified decision feedback equalizer 1900. The simplified decision feedback equalizer includes a pre-equalizer section 1901, adder 1902, slicer 1903, delays 1904 and 1905, and selector 1906. Pre-equalizer section 1901 can be any equalizer structure that reduces the ISI 30 length to L symbols. Pre-equalizer section 1901, therefore, executes the transfer function

$$T(Z) = \frac{1 + \alpha_1 Z^{-1} + \dots + \alpha_L Z^{-L}}{f(Z)}, \quad (32)$$

where α_1 through α_L are the multiplier coefficients of pre-equalizer section 1901 and $f(Z)$ is the response of the input channel (see Equation 2 for the response of a transfer channel).

5 The output signal from feedforward section 1901, $a'_{k'}$, is input to adder 1902. Adder 1902 subtracts the signal from selector 1906, $a''_{k'}$, from the output signal from feedforward section 1902, $a'_{k'}$. The resulting signal, $a'''_{k'} = a'_{k'} - a''_{k'}$, is input to slicer 1903.

10 Slicer 1903 outputs a symbol \hat{a}_k that is closest to the input signal $a'''_{k'}$. The feedback section 1905 (see also feedback section 811 of Figure 8) of decision feedback equalizer 1900 comprises delays 1904 and 1905 and selector 1906. Selector 1906 receives each of L past symbols \hat{a}_{k-1} through \hat{a}_{k-L} and uses these symbols to access a lookup table. The lookup table holds values ξ_1 through ξ_Q . The output signal of selector 1906, $a''_{k'}$, then is that one of ξ_1 through ξ_Q that corresponds to the combination of inputs \hat{a}_{k-1} through \hat{a}_{k-L} . The time required to look the results up in a look-up table is much less than the time required to perform the L multiplies and L additions required of the feedback section shown, for example, as feedback section 811 of Figure 8.

20 In some embodiments, selector 1906 receives the look-up values ξ_1 through ξ_Q as input signals. In some embodiments, the look-up values ξ_1 through ξ_Q are preset. The look-up values ξ_1 through ξ_Q can also be adaptively chosen to optimize performance of the receiver of which decision feedback equalizer 1900 is a part. In most embodiments, $Q = A^L$ where A is the size of the symbol alphabet.

25 In some embodiments, selector 1906 receives the look-up values ξ_1 through ξ_Q as input signals. In some embodiments, the look-up values ξ_1 through ξ_Q are preset. The look-up values ξ_1 through ξ_Q can also be adaptively chosen to optimize performance of the receiver of which decision feedback equalizer 1900 is a part. In most embodiments, $Q = A^L$ where A is the size of the symbol alphabet.

As an example, in a system using the PAM-5 alphabet where $L=2$, and Q is 25 there are twenty-five (25) lookup values (i.e., $Q=25$). Because the

intersymbol interference in the input signal to adder 1902 is the result of two (2) ISI symbols,

$$a'_{k'} = a_k + \alpha a_{k-1} + \beta a_{k-2} + n_k, \quad (33)$$

where α and β are the interference parameters and n_k is 5 random noise. The twenty-five values for the look-up table, therefore, are given by:

$$\begin{aligned}
 a''_{k'} &= \xi_1 = 2\alpha + 2\beta & \text{if } (\hat{a}_{k-1} = 2) \text{ and } (\hat{a}_{k-2} = 2); \\
 a''_{k'} &= \xi_2 = 2\alpha + \beta & \text{if } (\hat{a}_{k-1} = 2) \text{ and } (\hat{a}_{k-2} = 1); \\
 a''_{k'} &= \xi_3 = 2\alpha & \text{if } (\hat{a}_{k-1} = 2) \text{ and } (\hat{a}_{k-2} = 0); \\
 10 \quad a''_{k'} &= \xi_4 = 2\alpha - \beta & \text{if } (\hat{a}_{k-1} = 2) \text{ and } (\hat{a}_{k-2} = -1); \\
 a''_{k'} &= \xi_5 = 2\alpha - 2\beta & \text{if } (\hat{a}_{k-1} = 2) \text{ and } (\hat{a}_{k-2} = -2); \\
 a''_{k'} &= \xi_6 = \alpha + 2\beta & \text{if } (\hat{a}_{k-1} = 1) \text{ and } (\hat{a}_{k-2} = 2); \\
 a''_{k'} &= \xi_7 = \alpha + \beta & \text{if } (\hat{a}_{k-1} = 1) \text{ and } (\hat{a}_{k-2} = 1); \\
 a''_{k'} &= \xi_8 = \alpha & \text{if } (\hat{a}_{k-1} = 1) \text{ and } (\hat{a}_{k-2} = 0); \\
 15 \quad a''_{k'} &= \xi_9 = \alpha - \beta & \text{if } (\hat{a}_{k-1} = 1) \text{ and } (\hat{a}_{k-2} = -1); \\
 a''_{k'} &= \xi_{10} = \alpha - 2\beta & \text{if } (\hat{a}_{k-1} = 1) \text{ and } (\hat{a}_{k-2} = -2); \\
 a''_{k'} &= \xi_{11} = 2\beta & \text{if } (\hat{a}_{k-1} = 0) \text{ and } (\hat{a}_{k-2} = 2); \\
 a''_{k'} &= \xi_{12} = \beta & \text{if } (\hat{a}_{k-1} = 0) \text{ and } (\hat{a}_{k-2} = 1); \\
 a''_{k'} &= \xi_{13} = 0 & \text{if } (\hat{a}_{k-1} = 0) \text{ and } (\hat{a}_{k-2} = 0); \\
 20 \quad a''_{k'} &= \xi_{14} = -\beta & \text{if } (\hat{a}_{k-1} = 0) \text{ and } (\hat{a}_{k-2} = -1); \\
 a''_{k'} &= \xi_{15} = -2\beta & \text{if } (\hat{a}_{k-1} = 0) \text{ and } (\hat{a}_{k-2} = -2); \\
 a''_{k'} &= \xi_{16} = -\alpha + 2\beta & \text{if } (\hat{a}_{k-1} = -1) \text{ and } (\hat{a}_{k-2} = 2); \\
 a''_{k'} &= \xi_{17} = -\alpha + \beta & \text{if } (\hat{a}_{k-1} = -1) \text{ and } (\hat{a}_{k-2} = 1); \\
 a''_{k'} &= \xi_{18} = -\alpha & \text{if } (\hat{a}_{k-1} = -1) \text{ and } (\hat{a}_{k-2} = 0); \\
 25 \quad a''_{k'} &= \xi_{19} = -\alpha - \beta & \text{if } (\hat{a}_{k-1} = -1) \text{ and } (\hat{a}_{k-2} = -1); \\
 a''_{k'} &= \xi_{20} = -\alpha - 2\beta & \text{if } (\hat{a}_{k-1} = -1) \text{ and } (\hat{a}_{k-2} = -2); \\
 a''_{k'} &= \xi_{21} = -2\alpha + 2\beta & \text{if } (\hat{a}_{k-1} = -2) \text{ and } (\hat{a}_{k-2} = 2); \\
 a''_{k'} &= \xi_{22} = -2\alpha + \beta & \text{if } (\hat{a}_{k-1} = -2) \text{ and } (\hat{a}_{k-2} = 1); \\
 a''_{k'} &= \xi_{23} = -2\alpha & \text{if } (\hat{a}_{k-1} = -2) \text{ and } (\hat{a}_{k-2} = 0); \\
 30 \quad a''_{k'} &= \xi_{24} = -2\alpha - \beta & \text{if } (\hat{a}_{k-1} = -2) \text{ and } (\hat{a}_{k-2} = -1); \\
 a''_{k'} &= \xi_{25} = -2\alpha - 2\beta & \text{if } (\hat{a}_{k-1} = -2) \text{ and } (\hat{a}_{k-2} = -2). \quad (34)
 \end{aligned}$$

The parameters α and β can be adaptively chosen and the table updated periodically by calculating the look-up values ξ_1 through ξ_0 and inputting them into selector 1906. When decision feedback equalizer 1900 5 is utilized, for example, as equalizer 505-j in receiver 501-j of Figure 5B, look-up values ξ_1 through ξ_0 can be calculated by coefficient update 506-j and read into equalizer 505-j.

Figure 20A shows a sequence detector 2000. 10 Sequence detector 2000 can be any sequence detector system having feedback, including sequence detector 1300 (Figure 13) and sequence detector 1600 (Figure 16). As before, sequence detector 2000 utilizes any symbol alphabet and includes trellis decoding for any 15 number of past ISI symbols.

Pre-equalizer section 2001 receives signal $y_{k,w}$, and executes a transfer function, such as that shown in Equation 32, that removes the ISI influence from all but L past symbols. Feedback section 2003 outputs a 20 signal $a''_{k,w}$ that removes the influence from an additional M past symbols based on the inputs from the ACS. Sequence detector, therefore, utilize states describing the past $L+M$ ISI symbols. Figure 12, for example, illustrates a trellis diagram for $L+M = 1$. 25 Figures 17 and 18, for example, illustrate a trellis diagram for a reduced state sequence detector with $L+M = 2$.

As was described before, branch metric generator 2004 outputs a set of branch metrics $M_k(S \rightarrow S')$ for 30 transitions between states S and state S' of the decoder. ACS 2005 outputs the ACS results to traceback circuitry 2006, the transition metrics to starting point 2007. Traceback circuit 2006 outputs the symbols decided by sequence detector 2000, in reverse 35 chronological order, and LIFO 2008 reverses the order of those symbols to output symbol stream $\hat{a}_{k,w}$.

The output signals $S_{k,w}$ outputted from ACS 2005 to feedback section 2003 are given by the traced back sequence from traceback circuit 2006.

From Figure 20, if the past L symbols have been

5 properly decoded than the influence of intersymbol interference will be completely canceled. In general, feedback section 2003 can be any feedback structure. An example feedback section is feedback section 811 shown in Figure 8. Feedback section 811, however,

10 includes M multipliers (multipliers 806-1 through 806-M) and an M-input adder (adder 807) for the case of M ISI symbol cancellation.

One embodiment of feedback section 2003 includes feedback sections like feedback section 811. For

15 Gigabit Ethernet, at symbol rates of 125 Mhz on each wire, the timing constraints of the sequence detector are severe. When "per-survivor processing" (see, e.g., sequence detector 1300 of Figure 13) is used feed-back section 2003 must include feedback section 811 repeated

20 for each state of equalizer 2000 because the final state of equalizer 2000 is not determined until the latest decision of ACS 2005 (i.e., the parameters $S_{k,w}$ are determined by ACS 2005).

Figure 20B shows an embodiment of feedback section 2003 that includes a look-up feedback section 2100. Look-up feedback section 2100 outputs an output signal a''_k from look-up values ξ_1 through ξ_0 in response to the ACS parameters S_{k-1} through S_{k-L} . Look-up values ξ_1 through ξ_0 can be preloaded into feedback section 2100

30 or may be periodically adaptively chosen and read into feedback section 2100. Values for look-up values ξ_1 through ξ_0 for two ISI symbols and a PAM-5 symbol alphabet are given above in Equation 34.

The embodiments discussed above are exemplary only

35 and are not intended to be limiting. One skilled in the art will recognize multiple variations of these

embodiments that are intended to be included within the scope of this disclosure. As such, the invention is limited only by the following claims.

CLAIMS

We claim:

5 1. A receiver, comprising:
at least one one-dimensional receiver, each
of the at least one one-dimensional receivers
coupled to receive an input signal, at least one
of the at least one one-dimensional receiver
10 including a filter, analog-to-digital converter,
and decision feedback equalizer coupled in series,
the decision feedback equalizer including a look-
up table in a feedback portion;
a multi-dimensional decoder coupled to
15 receive an output signal from each of the at least
one one-dimensional receiver, the multi-
dimensional decoder outputting a stream of multi-
dimensional symbols based on the output signals
received from the at least one one-dimensional
20 receiver.

2. The receiver of Claim 1, further including a
coefficient update to adaptively chose equalizer
parameters for the equalizer.

25 3. The receiver of Claim 1, further including an echo
canceller circuit coupled in series with the filter,
the analog-to-digital filter, and the equalizer.

30 4. The receiver of Claim 1, further including a NEXT
canceller circuit coupled in series with the filter,
the analog-to-digital filter, and the equalizer.

35 5. The receiver according to Claim 1, further
including a baseline wander correction circuit coupled

in series with the filter, the analog-to-digital filter, and the equalizer.

6. The receiver according to Claim 1, wherein the
5 filter includes an analog equalizer.

7. The receiver of Claim 1, further including an amplifier coupled in series with the filter, the analog-to-digital filter, and the equalizer.

10

8. The receiver of Claim 1, wherein the multidimensional decoder includes

15 at least one 1-D slicer, each of the at least one 1-D slicers coupled to receive an equalized signal from one of the at least one one-dimensional receivers, the 1-D slicer estimating a symbol and an error signal for the associated one-dimensional receiver;

20 an error correction circuit coupled to receive the error signals from each of the at least one 1-D slicer, the error correction outputting an error result indicating which of the at least one one-dimensional receivers is most likely to be incorrect;

25 a parity check circuit coupled to receive the symbol from each of the at least one 1-D slicer, the parity check circuit outputting a parity signal indicating whether the multi-dimensional symbol formed by the symbols from each of the at least one 1-D slicer is correct; and

30 a decoder coupled to receive the parity signal, the error result, and the symbols from each of the at least one 1-D slicer and outputting a multidimensional symbol formed from the symbols from each of the at least one 1-D slicer if the parity signal indicates no parity error and formed

from the symbols from each of the at least one 1-D
slicer corrected by modifying the symbol
associated with the receiver indicated by the
error result if the parity signal indicates a
5 parity error.

9. A receiver, comprising:
10 at least one one-dimensional receiver, each
of the at least one one-dimensional receivers
coupled to receive an input signal, each of the at
least one one-dimensional receivers including a
filter, analog-to-digital converter, and sequence
detector;
15 a multi-dimensional decoder coupled to
receive an output signal from each of the at least
one one-dimensional receiver, the multi-
dimensional decoder outputting a stream of multi-
dimensional symbols based on the output signals
received from the at least one one-dimensional
20 receiver.

10. The receiver of Claim 9, wherein the at least one
one-dimensional receiver further includes a pre-
equalizer, the sequence detector being coupled to
25 receive a pre-equalized signal from the pre-equalizer.

11. The receiver of Claim 9, wherein the sequence
detector includes
30 a branch metric generator, the branch metric
generator calculating a set of branch metrics
based on an input signal to the branch metric
generator;

35 an add-compare-select circuit, the add-
compare-select circuit coupled to receive the set
of branch metrics from the branch metric generator
and calculating a set of state metrics and a set

of ACS results based on the set of branch metrics;
and

5 a starting point determination circuit
coupled to receive the set of state metrics and
determine a starting point value based on the set
of state metrics.

12. The receiver of Claim 11, wherein the branch
metric generator is coupled to receive the set of ACS
10 results from the add-compare-select circuit and
calculates the set of branch metrics based on the input
signal and the set of ACS results.

13. The receiver of Claim 11, wherein the branch
15 metric generator is coupled through a look-up table to
the add-compare select circuit and calculates the set
of branch metrics based on the input signal and the set
of ACS results.

20 14. The receiver of Claim 11, wherein the add-compare-
select calculates a set of second choice ACS results
and a set of differences based on the set of branch
metrics.

25 15. The receiver of Claim 14, wherein the
multidimensional decoder includes
at least one read block, each of the at least
one read blocks coupled to one of the at least one
receivers to receive the set of ACS results, the
30 set of second choice ACS results, the set of
differences, and the starting point value, each of
the at least one read block determining a first
symbol, a second symbol, and a reliability metric;
a parity check block coupled to receive the
35 first symbol from each of the at least one read
block and computing a parity signal;

an error analysis block coupled to receive the reliability metric from each of the at least one read block, the error analysis block generating an error indication signal indicating which of the first symbols of at least one read block is most likely not to be correct;

5 a decoder coupled to receive the first symbol and the second symbol from each of the at least one read block, the parity symbol from the parity check block, and the reliability metric from the error analysis block and determining a final set of symbols.

10

16. The receiver of Claim 15, wherein each of the at least one read block is coupled to receive a final result signal from the decoder, and wherein each of the at least one read block performs a traceback operation based on the set of ACS results, the set of second choice ACS results, the set of differences, and the final result signal.

15

17. The receiver of Claim 11, wherein the sequence detector is a reduced complexity sequence detector with state reduction.

20

18. The receiver of Claim 9, further including a coefficient update to adaptively chose equalizer parameters for the equalizer.

25

30 19. The receiver of Claim 9, further including an echo canceller circuit coupled in series with the filter, the analog-to-digital filter, and the equalizer.

35 20. The receiver of Claim 9, further including a NEXT canceller circuit coupled in series with the filter, the analog-to-digital filter, and the equalizer.

21. The receiver according to Claim 9, further including a baseline wander correction circuit coupled in series with the filter, the analog-to-digital filter, and the equalizer.

5

22. The receiver according to Claim 9, wherein the filter includes an analog equalizer.

10 23. The receiver of Claim 9, further including an amplifier coupled in series with the filter, the analog-to-digital filter, and the equalizer.

15 24. A method of detecting symbols transmitted over a plurality of channels, comprising:

receiving an input signal from each of the plurality of channels;

filtering the input signal from each of the plurality of channels to obtain a filtered signal for each of the plurality of channels;

20 digitizing the filtered signal from each of the plurality of channels to obtain a digitized signal for each of the plurality of channels;

equalizing the digitized signal with a decision feedback equalizer having a look-up table in a feedback loop from each of the plurality of channels to obtain an equalized signal from each of the plurality of channels;

25 determining a multidimensional symbol from the digitized symbols from each of the plurality of channels.

30

25. The method of Claim 24, wherein filtering includes echo cancellation.

26. The method of Claim 24, wherein filtering includes NEXT cancellation.

27. The method of Claim 24, wherein filtering includes
5 baseline wander correction.

28. A method of detecting symbols transmitted over a plurality of channels, comprising:
10 receiving an input signal from each of the plurality of channels;
filtering the input signal from each of the plurality of channels to obtain a filtered signal for each of the plurality of channels;
15 digitizing the filtered signal from each of the plurality of channels to obtain a digitized signal for each of the plurality of channels;
equalizing the digitized signal with a sequence detector from each of the plurality of channels to obtain an equalized signal from each of the plurality of channels;
20 determining a multidimensional symbol from the digitized symbols from each of the plurality of channels.

25 29. The method of Claim 28, wherein filtering includes echo cancellation.

30. The method of Claim 28, wherein filtering includes NEXT cancellation.

30 31. The method of Claim 28, wherein filtering includes baseline wander correction.

35 32. The method of Claim 28, wherein equalizing the digitized signal includes:

computing a branch metric based on the digitized signal;

computing a set of ACS results and a set of state metrics based on the branch metric; and

5 computing a starting point based on the set of state metrics.

33. The method of Claim 32, wherein the branch metric and ACS results are based on state reduction.

10 34. The method of Claim 32, further including computing a second set of ACS results and a set of differences.

15 35. The method of Claim 34, wherein determining the multidimensional symbol includes

tracing back based on the ACS results and the starting point on each of the plurality of channels to compute a symbol for each of the 20 plurality of channels;

determining which one of the plurality of channels is most likely to have an incorrect symbol;

25 forming a multidimensional symbol from the symbol for each of the plurality of channels;

determining a parity of the multidimensional symbol;

30 replacing the symbol from the one of the plurality of channels which is most likely to have an incorrect symbol in the multidimensional symbol based on the parity of the multidimensional symbol.

DETECTOR FOR AN ETHERNET RECEIVER

Peter J. Sallaway

Sreen Raghavan

5

ABSTRACT

A detector system for high-speed Ethernet LAN is described. One embodiment includes a detector system
10 having N one dimensional sequence detector equalizers in combination with an N-dimensional traceback decoder. The detector system detects N-dimensional symbols transmitted over N separate transport channels to N one-dimensional receivers. In one embodiment, Gigabit
15 Ethernet receiver includes a four-wire transport to four 1D receivers and a 4D detector. The 4D detector in one embodiment is a parity code detector. In another embodiment, the 4D detector is a 4D trellis code detector.

20




Figure 1




Figure 2.




Figure 3




Figure 4




Figure 5A

500




Figure 5B




Figure 6




Figure 7




Figure 8

800




Figure 9




Figure 10





Figure 11A

Figure 11B






Figure 12




Figure 13




Figure 14




Figure 15




Figure 16




Figure 17




Figure 18




Figure 19




Figure 20 B




Figure 20 A

**DECLARATION FOR PATENT APPLICATION
AND POWER OF ATTORNEY**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) which is claimed and for which a patent is sought by way of the application entitled

Detector For A Gigabit Ethernet Receiver

which (check) is attached hereto.
 and is amended by the Preliminary Amendment attached hereto.
 was filed on _____ as Application Serial No.
 and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Prior Foreign Application(s)			Priority Claimed	
Number	Country	Day/Month/Year Filed	Yes	No
N/A			<input type="checkbox"/>	<input type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

Provisional Application Number	Filing Date
N/A	

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCT international application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56, which became available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status (patented, pending, abandoned)
N/A		

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith:

Alan H. MacPherson (24,423); Brian D. Ogonowsky (31,988); David W. Heid (25,875); Norman R. Klivens (33,003); Edward C. Kwok (33,938); David E. Steuber (25,557); Michael Shenker (34,250); Stephen A. Terrible (32,946); Peter H. Kang (40,350); Ronald J. Meetin (29,089); Ken John Koestner (33,004); Omkar K. Suryadevara (36,320); David T. Millers (37,396); Michael P. Adams (34,763); Robert B. Morrill (43,817); Michael J. Halbert (40,633); Gary J. Edwards (41,008); James E. Parsons (34,691); Daniel P. Stewart (41,332); Philip W. Woo (39,880); John T. Winburn (26,822); Tom Chen (42,406); Fabio E. Marino (43,339); William W. Holloway (26,182); Don C. Lawrence (31,975); Marc R. Ascolese (42,268); Carmen C. Cook (42,433); David G. Dolezal (41,711); Roberta P. Saxon (43,087); Mary Jo Bertan (42,321); Dale R. Cook (42,434); Sam G. Campbell (42,381); Matthew J. Brigham (44,047); Hugh H. Matsubayashi (43,779); Patrick D. Benedicto (40,909); T.J. Singh (39,535); Shireen Irani Bacon (40,494); Rory G. Bens (44,028); George Wolken, Jr. (30,441); John A. Odzynski (28,769); Cameron K. Kerrigan (44,826); Paul E. Lewkowicz (44,870); Theodore P. Lopez (44,881); Mayankumar M. Dixit (44,064); Eric Stephenson (38,321); Christopher Allenby (45,906); David C. Hsia (46,235) and Mark J. Rozman (42,117).

Please address all correspondence and telephone calls to:

Gary J. Edwards
Attorney for Applicant(s)
SKJERVEN, MORRILL, MACPHERSON, FRANKLIN & FRIEL LLP
25 Metro Drive, Suite 700
San Jose, California 95110-1349

Telephone: 408-453-9200
Facsimile: 408-453-7979

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18 U.S.C. 1001, and that violations of this paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

Full name of first joint inventor: Peter J. Sallaway

Inventor's Signature: _____ Date: _____

Residence: San Diego, CA

Post Office Address: 8178 Avenida Navidad, #23
San Diego, CA 92122

Citizenship: Canada

Full name of second joint inventor: Sreen Raghavan

Inventor's Signature: _____ Date: _____

Residence: La Jolla, California

Post Office Address: 8360 Prestwick Drive,
La Jolla, California 92037

Citizenship: Indian